Blame | Last modification | View Log | RSS feed
/******************************************************************************//* msp430c1331.cmd *//* - Linker Command File for defintions in the header file *//* Please do not change ! *//* *//******************************************************************************//************************************************************* STANDARD BITS************************************************************//************************************************************* STATUS REGISTER BITS************************************************************//************************************************************* PERIPHERAL FILE MAP************************************************************//************************************************************* SPECIAL FUNCTION REGISTER ADDRESSES + CONTROL BITS************************************************************/IE1 = 0x0000;IFG1 = 0x0002;ME1 = 0x0004;/************************************************************* WATCHDOG TIMER************************************************************/WDTCTL = 0x0120;/************************************************************* DIGITAL I/O Port1/2************************************************************/P1IN = 0x0020;P1OUT = 0x0021;P1DIR = 0x0022;P1IFG = 0x0023;P1IES = 0x0024;P1IE = 0x0025;P1SEL = 0x0026;P2IN = 0x0028;P2OUT = 0x0029;P2DIR = 0x002A;P2IFG = 0x002B;P2IES = 0x002C;P2IE = 0x002D;P2SEL = 0x002E;/************************************************************* DIGITAL I/O Port3/4************************************************************/P3IN = 0x0018;P3OUT = 0x0019;P3DIR = 0x001A;P3SEL = 0x001B;P4IN = 0x001C;P4OUT = 0x001D;P4DIR = 0x001E;P4SEL = 0x001F;/************************************************************* DIGITAL I/O Port5/6************************************************************/P5IN = 0x0030;P5OUT = 0x0031;P5DIR = 0x0032;P5SEL = 0x0033;P6IN = 0x0034;P6OUT = 0x0035;P6DIR = 0x0036;P6SEL = 0x0037;/************************************************************* USART************************************************************//************************************************************* USART 0************************************************************/U0CTL = 0x0070;U0TCTL = 0x0071;U0RCTL = 0x0072;U0MCTL = 0x0073;U0BR0 = 0x0074;U0BR1 = 0x0075;U0RXBUF = 0x0076;U0TXBUF = 0x0077;/************************************************************* Timer A3************************************************************/TAIV = 0x012E;TACTL = 0x0160;TACCTL0 = 0x0162;TACCTL1 = 0x0164;TACCTL2 = 0x0166;TAR = 0x0170;TACCR0 = 0x0172;TACCR1 = 0x0174;TACCR2 = 0x0176;/************************************************************* Timer B3************************************************************/TBIV = 0x011E;TBCTL = 0x0180;TBCCTL0 = 0x0182;TBCCTL1 = 0x0184;TBCCTL2 = 0x0186;TBR = 0x0190;TBCCR0 = 0x0192;TBCCR1 = 0x0194;TBCCR2 = 0x0196;/************************************************************* Basic Clock Module************************************************************/DCOCTL = 0x0056;BCSCTL1 = 0x0057;BCSCTL2 = 0x0058;/************************************************************** Flash Memory*************************************************************/FCTL1 = 0x0128;FCTL2 = 0x012A;FCTL3 = 0x012C;/************************************************************* Comparator A************************************************************/CACTL1 = 0x0059;CACTL2 = 0x005A;CAPD = 0x005B;/************************************************************* Interrupt Vectors (offset from 0xFFE0)************************************************************//************************************************************* End of Modules************************************************************/