| 2850 |
dpurdie |
1 |
/******************************************************************************/
|
|
|
2 |
/* Legacy Linker Command File */
|
|
|
3 |
/* Not recommended for use in new projects. */
|
|
|
4 |
/* Please use the device specific cmd file */
|
|
|
5 |
/******************************************************************************/
|
|
|
6 |
|
|
|
7 |
/******************************************************************************/
|
|
|
8 |
/* msp430fw429.cmd */
|
|
|
9 |
/* - Linker Command File for defintions in the header file */
|
|
|
10 |
/* Please do not change ! */
|
|
|
11 |
/* */
|
|
|
12 |
/******************************************************************************/
|
|
|
13 |
|
|
|
14 |
|
|
|
15 |
/************************************************************
|
|
|
16 |
* STANDARD BITS
|
|
|
17 |
************************************************************/
|
|
|
18 |
/************************************************************
|
|
|
19 |
* STATUS REGISTER BITS
|
|
|
20 |
************************************************************/
|
|
|
21 |
/************************************************************
|
|
|
22 |
* PERIPHERAL FILE MAP
|
|
|
23 |
************************************************************/
|
|
|
24 |
/************************************************************
|
|
|
25 |
* SPECIAL FUNCTION REGISTER ADDRESSES + CONTROL BITS
|
|
|
26 |
************************************************************/
|
|
|
27 |
IE1 = 0x0000;
|
|
|
28 |
IFG1 = 0x0002;
|
|
|
29 |
IE2 = 0x0001;
|
|
|
30 |
IFG2 = 0x0003;
|
|
|
31 |
/************************************************************
|
|
|
32 |
* WATCHDOG TIMER
|
|
|
33 |
************************************************************/
|
|
|
34 |
WDTCTL = 0x0120;
|
|
|
35 |
/************************************************************
|
|
|
36 |
* DIGITAL I/O Port1/2
|
|
|
37 |
************************************************************/
|
|
|
38 |
P1IN = 0x0020;
|
|
|
39 |
P1OUT = 0x0021;
|
|
|
40 |
P1DIR = 0x0022;
|
|
|
41 |
P1IFG = 0x0023;
|
|
|
42 |
P1IES = 0x0024;
|
|
|
43 |
P1IE = 0x0025;
|
|
|
44 |
P1SEL = 0x0026;
|
|
|
45 |
P2IN = 0x0028;
|
|
|
46 |
P2OUT = 0x0029;
|
|
|
47 |
P2DIR = 0x002A;
|
|
|
48 |
P2IFG = 0x002B;
|
|
|
49 |
P2IES = 0x002C;
|
|
|
50 |
P2IE = 0x002D;
|
|
|
51 |
P2SEL = 0x002E;
|
|
|
52 |
/************************************************************
|
|
|
53 |
* DIGITAL I/O Port3/4
|
|
|
54 |
************************************************************/
|
|
|
55 |
P3IN = 0x0018;
|
|
|
56 |
P3OUT = 0x0019;
|
|
|
57 |
P3DIR = 0x001A;
|
|
|
58 |
P3SEL = 0x001B;
|
|
|
59 |
P4IN = 0x001C;
|
|
|
60 |
P4OUT = 0x001D;
|
|
|
61 |
P4DIR = 0x001E;
|
|
|
62 |
P4SEL = 0x001F;
|
|
|
63 |
/************************************************************
|
|
|
64 |
* DIGITAL I/O Port5/6
|
|
|
65 |
************************************************************/
|
|
|
66 |
P5IN = 0x0030;
|
|
|
67 |
P5OUT = 0x0031;
|
|
|
68 |
P5DIR = 0x0032;
|
|
|
69 |
P5SEL = 0x0033;
|
|
|
70 |
P6IN = 0x0034;
|
|
|
71 |
P6OUT = 0x0035;
|
|
|
72 |
P6DIR = 0x0036;
|
|
|
73 |
P6SEL = 0x0037;
|
|
|
74 |
/************************************************************
|
|
|
75 |
* BASIC TIMER
|
|
|
76 |
************************************************************/
|
|
|
77 |
BTCTL = 0x0040;
|
|
|
78 |
BTCNT1 = 0x0046;
|
|
|
79 |
BTCNT2 = 0x0047;
|
|
|
80 |
/************************************************************
|
|
|
81 |
* SYSTEM CLOCK, FLL+ (x41x)
|
|
|
82 |
************************************************************/
|
|
|
83 |
SCFI0 = 0x0050;
|
|
|
84 |
SCFI1 = 0x0051;
|
|
|
85 |
SCFQCTL = 0x0052;
|
|
|
86 |
FLL_CTL0 = 0x0053;
|
|
|
87 |
FLL_CTL1 = 0x0054;
|
|
|
88 |
/************************************************************
|
|
|
89 |
* Brown-Out, Supply Voltage Supervision (SVS)
|
|
|
90 |
************************************************************/
|
|
|
91 |
SVSCTL = 0x0056;
|
|
|
92 |
/************************************************************
|
|
|
93 |
* LCD
|
|
|
94 |
************************************************************/
|
|
|
95 |
LCDCTL = 0x0090;
|
|
|
96 |
LCDM1 = 0x0091;
|
|
|
97 |
LCDM2 = 0x0092;
|
|
|
98 |
LCDM3 = 0x0093;
|
|
|
99 |
LCDM4 = 0x0094;
|
|
|
100 |
LCDM5 = 0x0095;
|
|
|
101 |
LCDM6 = 0x0096;
|
|
|
102 |
LCDM7 = 0x0097;
|
|
|
103 |
LCDM8 = 0x0098;
|
|
|
104 |
LCDM9 = 0x0099;
|
|
|
105 |
LCDM10 = 0x009A;
|
|
|
106 |
LCDM11 = 0x009B;
|
|
|
107 |
LCDM12 = 0x009C;
|
|
|
108 |
LCDM13 = 0x009D;
|
|
|
109 |
LCDM14 = 0x009E;
|
|
|
110 |
LCDM15 = 0x009F;
|
|
|
111 |
LCDM16 = 0x00A0;
|
|
|
112 |
LCDM17 = 0x00A1;
|
|
|
113 |
LCDM18 = 0x00A2;
|
|
|
114 |
LCDM19 = 0x00A3;
|
|
|
115 |
LCDM20 = 0x00A4;
|
|
|
116 |
/************************************************************
|
|
|
117 |
* Timer0_A3
|
|
|
118 |
************************************************************/
|
|
|
119 |
TA0IV = 0x012E;
|
|
|
120 |
TA0CTL = 0x0160;
|
|
|
121 |
TA0CCTL0 = 0x0162;
|
|
|
122 |
TA0CCTL1 = 0x0164;
|
|
|
123 |
TA0CCTL2 = 0x0166;
|
|
|
124 |
TA0R = 0x0170;
|
|
|
125 |
TA0CCR0 = 0x0172;
|
|
|
126 |
TA0CCR1 = 0x0174;
|
|
|
127 |
TA0CCR2 = 0x0176;
|
|
|
128 |
/************************************************************
|
|
|
129 |
* Timer1_A5
|
|
|
130 |
************************************************************/
|
|
|
131 |
TA1IV = 0x011E;
|
|
|
132 |
TA1CTL = 0x0180;
|
|
|
133 |
TA1CCTL0 = 0x0182;
|
|
|
134 |
TA1CCTL1 = 0x0184;
|
|
|
135 |
TA1CCTL2 = 0x0186;
|
|
|
136 |
TA1CCTL3 = 0x0188;
|
|
|
137 |
TA1CCTL4 = 0x018A;
|
|
|
138 |
TA1R = 0x0190;
|
|
|
139 |
TA1CCR0 = 0x0192;
|
|
|
140 |
TA1CCR1 = 0x0194;
|
|
|
141 |
TA1CCR2 = 0x0196;
|
|
|
142 |
TA1CCR3 = 0x0198;
|
|
|
143 |
TA1CCR4 = 0x019A;
|
|
|
144 |
/*************************************************************
|
|
|
145 |
* Flash Memory
|
|
|
146 |
*************************************************************/
|
|
|
147 |
FCTL1 = 0x0128;
|
|
|
148 |
FCTL2 = 0x012A;
|
|
|
149 |
FCTL3 = 0x012C;
|
|
|
150 |
/************************************************************
|
|
|
151 |
* Comparator A
|
|
|
152 |
************************************************************/
|
|
|
153 |
CACTL1 = 0x0059;
|
|
|
154 |
CACTL2 = 0x005A;
|
|
|
155 |
CAPD = 0x005B;
|
|
|
156 |
/************************************************************
|
|
|
157 |
* Scan-I/F
|
|
|
158 |
************************************************************/
|
|
|
159 |
SIFDEBUG = 0x01B0;
|
|
|
160 |
SIFCNT = 0x01B2;
|
|
|
161 |
SIFPSMV = 0x01B4;
|
|
|
162 |
SIFCTL1 = 0x01B6;
|
|
|
163 |
SIFCTL2 = 0x01B8;
|
|
|
164 |
SIFCTL3 = 0x01BA;
|
|
|
165 |
SIFCTL4 = 0x01BC;
|
|
|
166 |
SIFCTL5 = 0x01BE;
|
|
|
167 |
SIFDACR0 = 0x01C0;
|
|
|
168 |
SIFDACR1 = 0x01C2;
|
|
|
169 |
SIFDACR2 = 0x01C4;
|
|
|
170 |
SIFDACR3 = 0x01C6;
|
|
|
171 |
SIFDACR4 = 0x01C8;
|
|
|
172 |
SIFDACR5 = 0x01CA;
|
|
|
173 |
SIFDACR6 = 0x01CC;
|
|
|
174 |
SIFDACR7 = 0x01CE;
|
|
|
175 |
SIFTSM0 = 0x01D0;
|
|
|
176 |
SIFTSM1 = 0x01D2;
|
|
|
177 |
SIFTSM2 = 0x01D4;
|
|
|
178 |
SIFTSM3 = 0x01D6;
|
|
|
179 |
SIFTSM4 = 0x01D8;
|
|
|
180 |
SIFTSM5 = 0x01DA;
|
|
|
181 |
SIFTSM6 = 0x01DC;
|
|
|
182 |
SIFTSM7 = 0x01DE;
|
|
|
183 |
SIFTSM8 = 0x01E0;
|
|
|
184 |
SIFTSM9 = 0x01E2;
|
|
|
185 |
SIFTSM10 = 0x01E4;
|
|
|
186 |
SIFTSM11 = 0x01E6;
|
|
|
187 |
SIFTSM12 = 0x01E8;
|
|
|
188 |
SIFTSM13 = 0x01EA;
|
|
|
189 |
SIFTSM14 = 0x01EC;
|
|
|
190 |
SIFTSM15 = 0x01EE;
|
|
|
191 |
SIFTSM16 = 0x01F0;
|
|
|
192 |
SIFTSM17 = 0x01F2;
|
|
|
193 |
SIFTSM18 = 0x01F4;
|
|
|
194 |
SIFTSM19 = 0x01F6;
|
|
|
195 |
SIFTSM20 = 0x01F8;
|
|
|
196 |
SIFTSM21 = 0x01FA;
|
|
|
197 |
SIFTSM22 = 0x01FC;
|
|
|
198 |
SIFTSM23 = 0x01FE;
|
|
|
199 |
/************************************************************
|
|
|
200 |
* Interrupt Vectors (offset from 0xFFE0)
|
|
|
201 |
************************************************************/
|
|
|
202 |
/************************************************************
|
|
|
203 |
* End of Modules
|
|
|
204 |
************************************************************/
|