| 2850 |
dpurdie |
1 |
/******************************************************************************/
|
|
|
2 |
/* Legacy Linker Command File */
|
|
|
3 |
/* Not recommended for use in new projects. */
|
|
|
4 |
/* Please use the device specific cmd file */
|
|
|
5 |
/******************************************************************************/
|
|
|
6 |
|
|
|
7 |
/******************************************************************************/
|
|
|
8 |
/* msp430p337.cmd */
|
|
|
9 |
/* - Linker Command File for defintions in the header file */
|
|
|
10 |
/* Please do not change ! */
|
|
|
11 |
/* */
|
|
|
12 |
/******************************************************************************/
|
|
|
13 |
|
|
|
14 |
|
|
|
15 |
/************************************************************
|
|
|
16 |
* STANDARD BITS
|
|
|
17 |
************************************************************/
|
|
|
18 |
/************************************************************
|
|
|
19 |
* STATUS REGISTER BITS
|
|
|
20 |
************************************************************/
|
|
|
21 |
/************************************************************
|
|
|
22 |
* PERIPHERAL FILE MAP
|
|
|
23 |
************************************************************/
|
|
|
24 |
/************************************************************
|
|
|
25 |
* SPECIAL FUNCTION REGISTER ADDRESSES + CONTROL BITS
|
|
|
26 |
************************************************************/
|
|
|
27 |
IE1 = 0x0000;
|
|
|
28 |
IFG1 = 0x0002;
|
|
|
29 |
IE2 = 0x0001;
|
|
|
30 |
IFG2 = 0x0003;
|
|
|
31 |
ME2 = 0x0005;
|
|
|
32 |
/************************************************************
|
|
|
33 |
* WATCHDOG TIMER
|
|
|
34 |
************************************************************/
|
|
|
35 |
WDTCTL = 0x0120;
|
|
|
36 |
/************************************************************
|
|
|
37 |
* HARDWARE MULTIPLIER
|
|
|
38 |
************************************************************/
|
|
|
39 |
MPY = 0x0130;
|
|
|
40 |
MPYS = 0x0132;
|
|
|
41 |
MAC = 0x0134;
|
|
|
42 |
MACS = 0x0136;
|
|
|
43 |
OP2 = 0x0138;
|
|
|
44 |
RESLO = 0x013A;
|
|
|
45 |
RESHI = 0x013C;
|
|
|
46 |
SUMEXT = 0x013E;
|
|
|
47 |
/************************************************************
|
|
|
48 |
* DIGITAL I/O PORT0
|
|
|
49 |
************************************************************/
|
|
|
50 |
P0IN = 0x0010;
|
|
|
51 |
P0OUT = 0x0011;
|
|
|
52 |
P0DIR = 0x0012;
|
|
|
53 |
P0IFG = 0x0013;
|
|
|
54 |
P0IES = 0x0014;
|
|
|
55 |
P0IE = 0x0015;
|
|
|
56 |
/************************************************************
|
|
|
57 |
* DIGITAL I/O Port1/2
|
|
|
58 |
************************************************************/
|
|
|
59 |
P1IN = 0x0020;
|
|
|
60 |
P1OUT = 0x0021;
|
|
|
61 |
P1DIR = 0x0022;
|
|
|
62 |
P1IFG = 0x0023;
|
|
|
63 |
P1IES = 0x0024;
|
|
|
64 |
P1IE = 0x0025;
|
|
|
65 |
P1SEL = 0x0026;
|
|
|
66 |
P2IN = 0x0028;
|
|
|
67 |
P2OUT = 0x0029;
|
|
|
68 |
P2DIR = 0x002A;
|
|
|
69 |
P2IFG = 0x002B;
|
|
|
70 |
P2IES = 0x002C;
|
|
|
71 |
P2IE = 0x002D;
|
|
|
72 |
P2SEL = 0x002E;
|
|
|
73 |
/************************************************************
|
|
|
74 |
* DIGITAL I/O Port3/4
|
|
|
75 |
************************************************************/
|
|
|
76 |
P3IN = 0x0018;
|
|
|
77 |
P3OUT = 0x0019;
|
|
|
78 |
P3DIR = 0x001A;
|
|
|
79 |
P3SEL = 0x001B;
|
|
|
80 |
P4IN = 0x001C;
|
|
|
81 |
P4OUT = 0x001D;
|
|
|
82 |
P4DIR = 0x001E;
|
|
|
83 |
P4SEL = 0x001F;
|
|
|
84 |
/************************************************************
|
|
|
85 |
* BASIC TIMER
|
|
|
86 |
************************************************************/
|
|
|
87 |
BTCTL = 0x0040;
|
|
|
88 |
BTCNT1 = 0x0046;
|
|
|
89 |
BTCNT2 = 0x0047;
|
|
|
90 |
/************************************************************
|
|
|
91 |
* SYSTEM CLOCK GENERATOR
|
|
|
92 |
************************************************************/
|
|
|
93 |
SCFI0 = 0x0050;
|
|
|
94 |
SCFI1 = 0x0051;
|
|
|
95 |
SCFQCTL = 0x0052;
|
|
|
96 |
CBCTL = 0x0053;
|
|
|
97 |
/************************************************************
|
|
|
98 |
* LCD REGISTER
|
|
|
99 |
************************************************************/
|
|
|
100 |
LCDCTL = 0x0030;
|
|
|
101 |
LCDM1 = 0x0031;
|
|
|
102 |
LCDM2 = 0x0032;
|
|
|
103 |
LCDM3 = 0x0033;
|
|
|
104 |
LCDM4 = 0x0034;
|
|
|
105 |
LCDM5 = 0x0035;
|
|
|
106 |
LCDM6 = 0x0036;
|
|
|
107 |
LCDM7 = 0x0037;
|
|
|
108 |
LCDM8 = 0x0038;
|
|
|
109 |
LCDM9 = 0x0039;
|
|
|
110 |
LCDM10 = 0x003A;
|
|
|
111 |
LCDM11 = 0x003B;
|
|
|
112 |
LCDM12 = 0x003C;
|
|
|
113 |
LCDM13 = 0x003D;
|
|
|
114 |
LCDM14 = 0x003E;
|
|
|
115 |
LCDM15 = 0x003F;
|
|
|
116 |
/************************************************************
|
|
|
117 |
* USART
|
|
|
118 |
************************************************************/
|
|
|
119 |
UCTL = 0x0070;
|
|
|
120 |
UTCTL = 0x0071;
|
|
|
121 |
URCTL = 0x0072;
|
|
|
122 |
UMCTL = 0x0073;
|
|
|
123 |
UBR0 = 0x0074;
|
|
|
124 |
UBR1 = 0x0075;
|
|
|
125 |
RXBUF = 0x0076;
|
|
|
126 |
TXBUF = 0x0077;
|
|
|
127 |
/************************************************************
|
|
|
128 |
* Timer A5
|
|
|
129 |
************************************************************/
|
|
|
130 |
TAIV = 0x012E;
|
|
|
131 |
TACTL = 0x0160;
|
|
|
132 |
TACCTL0 = 0x0162;
|
|
|
133 |
TACCTL1 = 0x0164;
|
|
|
134 |
TACCTL2 = 0x0166;
|
|
|
135 |
TACCTL3 = 0x0168;
|
|
|
136 |
TACCTL4 = 0x016A;
|
|
|
137 |
TAR = 0x0170;
|
|
|
138 |
TACCR0 = 0x0172;
|
|
|
139 |
TACCR1 = 0x0174;
|
|
|
140 |
TACCR2 = 0x0176;
|
|
|
141 |
TACCR3 = 0x0178;
|
|
|
142 |
TACCR4 = 0x017A;
|
|
|
143 |
/************************************************************
|
|
|
144 |
* 8BIT TIMER/COUNTER
|
|
|
145 |
************************************************************/
|
|
|
146 |
TCCTL = 0x0042;
|
|
|
147 |
TCPLD = 0x0043;
|
|
|
148 |
TCDAT = 0x0044;
|
|
|
149 |
/************************************************************
|
|
|
150 |
* TIMER/PORT
|
|
|
151 |
************************************************************/
|
|
|
152 |
TPCTL = 0x004B;
|
|
|
153 |
TPCNT1 = 0x004C;
|
|
|
154 |
TPCNT2 = 0x004D;
|
|
|
155 |
TPD = 0x004E;
|
|
|
156 |
TPE = 0x004F;
|
|
|
157 |
/* Source select of clock input coded with Bits 6-7 in TPE
|
|
|
158 |
NOTE: If the control bit B16 in TPD is set, TPSSEL2/3
|
|
|
159 |
are 'don't care' and the clock source of counter
|
|
|
160 |
TPCNT2 is the same as of the counter TPCNT1. */
|
|
|
161 |
/************************************************************
|
|
|
162 |
* EPROM CONTROL
|
|
|
163 |
************************************************************/
|
|
|
164 |
EPCTL = 0x0054;
|
|
|
165 |
/************************************************************
|
|
|
166 |
* Interrupt Vectors (offset from 0xFFE0)
|
|
|
167 |
************************************************************/
|
|
|
168 |
/************************************************************
|
|
|
169 |
* End of Modules
|
|
|
170 |
************************************************************/
|