| 2850 |
dpurdie |
1 |
/******************************************************************************/
|
|
|
2 |
/* Legacy Linker Command File */
|
|
|
3 |
/* Not recommended for use in new projects. */
|
|
|
4 |
/* Please use the device specific cmd file */
|
|
|
5 |
/******************************************************************************/
|
|
|
6 |
|
|
|
7 |
/******************************************************************************/
|
|
|
8 |
/* msp430f2272.cmd */
|
|
|
9 |
/* - Linker Command File for defintions in the header file */
|
|
|
10 |
/* Please do not change ! */
|
|
|
11 |
/* */
|
|
|
12 |
/******************************************************************************/
|
|
|
13 |
|
|
|
14 |
|
|
|
15 |
/************************************************************
|
|
|
16 |
* STANDARD BITS
|
|
|
17 |
************************************************************/
|
|
|
18 |
/************************************************************
|
|
|
19 |
* STATUS REGISTER BITS
|
|
|
20 |
************************************************************/
|
|
|
21 |
/************************************************************
|
|
|
22 |
* PERIPHERAL FILE MAP
|
|
|
23 |
************************************************************/
|
|
|
24 |
/************************************************************
|
|
|
25 |
* SPECIAL FUNCTION REGISTER ADDRESSES + CONTROL BITS
|
|
|
26 |
************************************************************/
|
|
|
27 |
IE1 = 0x0000;
|
|
|
28 |
IFG1 = 0x0002;
|
|
|
29 |
IE2 = 0x0001;
|
|
|
30 |
IFG2 = 0x0003;
|
|
|
31 |
/************************************************************
|
|
|
32 |
* ADC10
|
|
|
33 |
************************************************************/
|
|
|
34 |
ADC10DTC0 = 0x0048;
|
|
|
35 |
ADC10DTC1 = 0x0049;
|
|
|
36 |
ADC10AE0 = 0x004A;
|
|
|
37 |
ADC10AE1 = 0x004B;
|
|
|
38 |
ADC10CTL0 = 0x01B0;
|
|
|
39 |
ADC10CTL1 = 0x01B2;
|
|
|
40 |
ADC10MEM = 0x01B4;
|
|
|
41 |
ADC10SA = 0x01BC;
|
|
|
42 |
/************************************************************
|
|
|
43 |
* Basic Clock Module
|
|
|
44 |
************************************************************/
|
|
|
45 |
DCOCTL = 0x0056;
|
|
|
46 |
BCSCTL1 = 0x0057;
|
|
|
47 |
BCSCTL2 = 0x0058;
|
|
|
48 |
BCSCTL3 = 0x0053;
|
|
|
49 |
/*************************************************************
|
|
|
50 |
* Flash Memory
|
|
|
51 |
*************************************************************/
|
|
|
52 |
FCTL1 = 0x0128;
|
|
|
53 |
FCTL2 = 0x012A;
|
|
|
54 |
FCTL3 = 0x012C;
|
|
|
55 |
/************************************************************
|
|
|
56 |
* DIGITAL I/O Port1/2 Pull up / Pull down Resistors
|
|
|
57 |
************************************************************/
|
|
|
58 |
P1IN = 0x0020;
|
|
|
59 |
P1OUT = 0x0021;
|
|
|
60 |
P1DIR = 0x0022;
|
|
|
61 |
P1IFG = 0x0023;
|
|
|
62 |
P1IES = 0x0024;
|
|
|
63 |
P1IE = 0x0025;
|
|
|
64 |
P1SEL = 0x0026;
|
|
|
65 |
P1REN = 0x0027;
|
|
|
66 |
P2IN = 0x0028;
|
|
|
67 |
P2OUT = 0x0029;
|
|
|
68 |
P2DIR = 0x002A;
|
|
|
69 |
P2IFG = 0x002B;
|
|
|
70 |
P2IES = 0x002C;
|
|
|
71 |
P2IE = 0x002D;
|
|
|
72 |
P2SEL = 0x002E;
|
|
|
73 |
P2REN = 0x002F;
|
|
|
74 |
/************************************************************
|
|
|
75 |
* DIGITAL I/O Port3/4 Pull up / Pull down Resistors
|
|
|
76 |
************************************************************/
|
|
|
77 |
P3IN = 0x0018;
|
|
|
78 |
P3OUT = 0x0019;
|
|
|
79 |
P3DIR = 0x001A;
|
|
|
80 |
P3SEL = 0x001B;
|
|
|
81 |
P3REN = 0x0010;
|
|
|
82 |
P4IN = 0x001C;
|
|
|
83 |
P4OUT = 0x001D;
|
|
|
84 |
P4DIR = 0x001E;
|
|
|
85 |
P4SEL = 0x001F;
|
|
|
86 |
P4REN = 0x0011;
|
|
|
87 |
/************************************************************
|
|
|
88 |
* Timer A3
|
|
|
89 |
************************************************************/
|
|
|
90 |
TAIV = 0x012E;
|
|
|
91 |
TACTL = 0x0160;
|
|
|
92 |
TACCTL0 = 0x0162;
|
|
|
93 |
TACCTL1 = 0x0164;
|
|
|
94 |
TACCTL2 = 0x0166;
|
|
|
95 |
TAR = 0x0170;
|
|
|
96 |
TACCR0 = 0x0172;
|
|
|
97 |
TACCR1 = 0x0174;
|
|
|
98 |
TACCR2 = 0x0176;
|
|
|
99 |
/************************************************************
|
|
|
100 |
* Timer B3
|
|
|
101 |
************************************************************/
|
|
|
102 |
TBIV = 0x011E;
|
|
|
103 |
TBCTL = 0x0180;
|
|
|
104 |
TBCCTL0 = 0x0182;
|
|
|
105 |
TBCCTL1 = 0x0184;
|
|
|
106 |
TBCCTL2 = 0x0186;
|
|
|
107 |
TBR = 0x0190;
|
|
|
108 |
TBCCR0 = 0x0192;
|
|
|
109 |
TBCCR1 = 0x0194;
|
|
|
110 |
TBCCR2 = 0x0196;
|
|
|
111 |
/************************************************************
|
|
|
112 |
* USCI
|
|
|
113 |
************************************************************/
|
|
|
114 |
UCA0CTL0 = 0x0060;
|
|
|
115 |
UCA0CTL1 = 0x0061;
|
|
|
116 |
UCA0BR0 = 0x0062;
|
|
|
117 |
UCA0BR1 = 0x0063;
|
|
|
118 |
UCA0MCTL = 0x0064;
|
|
|
119 |
UCA0STAT = 0x0065;
|
|
|
120 |
UCA0RXBUF = 0x0066;
|
|
|
121 |
UCA0TXBUF = 0x0067;
|
|
|
122 |
UCA0ABCTL = 0x005D;
|
|
|
123 |
UCA0IRTCTL = 0x005E;
|
|
|
124 |
UCA0IRRCTL = 0x005F;
|
|
|
125 |
UCB0CTL0 = 0x0068;
|
|
|
126 |
UCB0CTL1 = 0x0069;
|
|
|
127 |
UCB0BR0 = 0x006A;
|
|
|
128 |
UCB0BR1 = 0x006B;
|
|
|
129 |
UCB0I2CIE = 0x006C;
|
|
|
130 |
UCB0STAT = 0x006D;
|
|
|
131 |
UCB0RXBUF = 0x006E;
|
|
|
132 |
UCB0TXBUF = 0x006F;
|
|
|
133 |
UCB0I2COA = 0x0118;
|
|
|
134 |
UCB0I2CSA = 0x011A;
|
|
|
135 |
/************************************************************
|
|
|
136 |
* WATCHDOG TIMER
|
|
|
137 |
************************************************************/
|
|
|
138 |
WDTCTL = 0x0120;
|
|
|
139 |
/************************************************************
|
|
|
140 |
* Calibration Data in Info Mem
|
|
|
141 |
************************************************************/
|
|
|
142 |
CALDCO_16MHZ = 0x10F8;
|
|
|
143 |
CALBC1_16MHZ = 0x10F9;
|
|
|
144 |
CALDCO_12MHZ = 0x10FA;
|
|
|
145 |
CALBC1_12MHZ = 0x10FB;
|
|
|
146 |
CALDCO_8MHZ = 0x10FC;
|
|
|
147 |
CALBC1_8MHZ = 0x10FD;
|
|
|
148 |
CALDCO_1MHZ = 0x10FE;
|
|
|
149 |
CALBC1_1MHZ = 0x10FF;
|
|
|
150 |
/************************************************************
|
|
|
151 |
* Interrupt Vectors (offset from 0xFFE0)
|
|
|
152 |
************************************************************/
|
|
|
153 |
/************************************************************
|
|
|
154 |
* End of Modules
|
|
|
155 |
************************************************************/
|