| 2850 |
dpurdie |
1 |
/******************************************************************************/
|
|
|
2 |
/* Legacy Linker Command File */
|
|
|
3 |
/* Not recommended for use in new projects. */
|
|
|
4 |
/* Please use the device specific cmd file */
|
|
|
5 |
/******************************************************************************/
|
|
|
6 |
|
|
|
7 |
/******************************************************************************/
|
|
|
8 |
/* msp430p112.cmd */
|
|
|
9 |
/* - Linker Command File for defintions in the header file */
|
|
|
10 |
/* Please do not change ! */
|
|
|
11 |
/* */
|
|
|
12 |
/******************************************************************************/
|
|
|
13 |
|
|
|
14 |
|
|
|
15 |
/************************************************************
|
|
|
16 |
* STANDARD BITS
|
|
|
17 |
************************************************************/
|
|
|
18 |
/************************************************************
|
|
|
19 |
* STATUS REGISTER BITS
|
|
|
20 |
************************************************************/
|
|
|
21 |
/************************************************************
|
|
|
22 |
* PERIPHERAL FILE MAP
|
|
|
23 |
************************************************************/
|
|
|
24 |
/************************************************************
|
|
|
25 |
* SPECIAL FUNCTION REGISTER ADDRESSES + CONTROL BITS
|
|
|
26 |
************************************************************/
|
|
|
27 |
IE1 = 0x0000;
|
|
|
28 |
IFG1 = 0x0002;
|
|
|
29 |
/************************************************************
|
|
|
30 |
* WATCHDOG TIMER
|
|
|
31 |
************************************************************/
|
|
|
32 |
WDTCTL = 0x0120;
|
|
|
33 |
/************************************************************
|
|
|
34 |
* DIGITAL I/O Port1/2
|
|
|
35 |
************************************************************/
|
|
|
36 |
P1IN = 0x0020;
|
|
|
37 |
P1OUT = 0x0021;
|
|
|
38 |
P1DIR = 0x0022;
|
|
|
39 |
P1IFG = 0x0023;
|
|
|
40 |
P1IES = 0x0024;
|
|
|
41 |
P1IE = 0x0025;
|
|
|
42 |
P1SEL = 0x0026;
|
|
|
43 |
P2IN = 0x0028;
|
|
|
44 |
P2OUT = 0x0029;
|
|
|
45 |
P2DIR = 0x002A;
|
|
|
46 |
P2IFG = 0x002B;
|
|
|
47 |
P2IES = 0x002C;
|
|
|
48 |
P2IE = 0x002D;
|
|
|
49 |
P2SEL = 0x002E;
|
|
|
50 |
/************************************************************
|
|
|
51 |
* Timer A3
|
|
|
52 |
************************************************************/
|
|
|
53 |
TAIV = 0x012E;
|
|
|
54 |
TACTL = 0x0160;
|
|
|
55 |
TACCTL0 = 0x0162;
|
|
|
56 |
TACCTL1 = 0x0164;
|
|
|
57 |
TACCTL2 = 0x0166;
|
|
|
58 |
TAR = 0x0170;
|
|
|
59 |
TACCR0 = 0x0172;
|
|
|
60 |
TACCR1 = 0x0174;
|
|
|
61 |
TACCR2 = 0x0176;
|
|
|
62 |
/************************************************************
|
|
|
63 |
* Basic Clock Module
|
|
|
64 |
************************************************************/
|
|
|
65 |
DCOCTL = 0x0056;
|
|
|
66 |
BCSCTL1 = 0x0057;
|
|
|
67 |
BCSCTL2 = 0x0058;
|
|
|
68 |
/*************************************************************
|
|
|
69 |
* Flash Memory
|
|
|
70 |
*************************************************************/
|
|
|
71 |
FCTL1 = 0x0128;
|
|
|
72 |
FCTL2 = 0x012A;
|
|
|
73 |
FCTL3 = 0x012C;
|
|
|
74 |
/************************************************************
|
|
|
75 |
* EPROM CONTROL
|
|
|
76 |
************************************************************/
|
|
|
77 |
EPCTL = 0x0054;
|
|
|
78 |
/************************************************************
|
|
|
79 |
* Interrupt Vectors (offset from 0xFFE0)
|
|
|
80 |
************************************************************/
|
|
|
81 |
/************************************************************
|
|
|
82 |
* End of Modules
|
|
|
83 |
************************************************************/
|