| 2850 |
dpurdie |
1 |
/********************************************************************
|
|
|
2 |
*
|
|
|
3 |
* Standard register and bit definitions for the Texas Instruments
|
|
|
4 |
* MSP430 microcontroller.
|
|
|
5 |
*
|
|
|
6 |
* This file supports assembler and C development for
|
|
|
7 |
* MSP430G2231 devices.
|
|
|
8 |
*
|
|
|
9 |
* Texas Instruments, Version 1.0
|
|
|
10 |
*
|
|
|
11 |
* Rev. 1.0, Setup
|
|
|
12 |
*
|
|
|
13 |
********************************************************************/
|
|
|
14 |
|
|
|
15 |
#ifndef __MSP430G2231
|
|
|
16 |
#define __MSP430G2231
|
|
|
17 |
|
|
|
18 |
#ifdef __cplusplus
|
|
|
19 |
extern "C" {
|
|
|
20 |
#endif
|
|
|
21 |
|
|
|
22 |
|
|
|
23 |
/*----------------------------------------------------------------------------*/
|
|
|
24 |
/* PERIPHERAL FILE MAP */
|
|
|
25 |
/*----------------------------------------------------------------------------*/
|
|
|
26 |
|
|
|
27 |
/* External references resolved by a device-specific linker command file */
|
|
|
28 |
#define SFR_8BIT(address) extern volatile unsigned char address
|
|
|
29 |
#define SFR_16BIT(address) extern volatile unsigned int address
|
|
|
30 |
|
|
|
31 |
|
|
|
32 |
/************************************************************
|
|
|
33 |
* STANDARD BITS
|
|
|
34 |
************************************************************/
|
|
|
35 |
|
|
|
36 |
#define BIT0 (0x0001)
|
|
|
37 |
#define BIT1 (0x0002)
|
|
|
38 |
#define BIT2 (0x0004)
|
|
|
39 |
#define BIT3 (0x0008)
|
|
|
40 |
#define BIT4 (0x0010)
|
|
|
41 |
#define BIT5 (0x0020)
|
|
|
42 |
#define BIT6 (0x0040)
|
|
|
43 |
#define BIT7 (0x0080)
|
|
|
44 |
#define BIT8 (0x0100)
|
|
|
45 |
#define BIT9 (0x0200)
|
|
|
46 |
#define BITA (0x0400)
|
|
|
47 |
#define BITB (0x0800)
|
|
|
48 |
#define BITC (0x1000)
|
|
|
49 |
#define BITD (0x2000)
|
|
|
50 |
#define BITE (0x4000)
|
|
|
51 |
#define BITF (0x8000)
|
|
|
52 |
|
|
|
53 |
/************************************************************
|
|
|
54 |
* STATUS REGISTER BITS
|
|
|
55 |
************************************************************/
|
|
|
56 |
|
|
|
57 |
#define C (0x0001)
|
|
|
58 |
#define Z (0x0002)
|
|
|
59 |
#define N (0x0004)
|
|
|
60 |
#define V (0x0100)
|
|
|
61 |
#define GIE (0x0008)
|
|
|
62 |
#define CPUOFF (0x0010)
|
|
|
63 |
#define OSCOFF (0x0020)
|
|
|
64 |
#define SCG0 (0x0040)
|
|
|
65 |
#define SCG1 (0x0080)
|
|
|
66 |
|
|
|
67 |
/* Low Power Modes coded with Bits 4-7 in SR */
|
|
|
68 |
|
|
|
69 |
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
|
|
|
70 |
#define LPM0 (CPUOFF)
|
|
|
71 |
#define LPM1 (SCG0+CPUOFF)
|
|
|
72 |
#define LPM2 (SCG1+CPUOFF)
|
|
|
73 |
#define LPM3 (SCG1+SCG0+CPUOFF)
|
|
|
74 |
#define LPM4 (SCG1+SCG0+OSCOFF+CPUOFF)
|
|
|
75 |
/* End #defines for assembler */
|
|
|
76 |
|
|
|
77 |
#else /* Begin #defines for C */
|
|
|
78 |
#define LPM0_bits (CPUOFF)
|
|
|
79 |
#define LPM1_bits (SCG0+CPUOFF)
|
|
|
80 |
#define LPM2_bits (SCG1+CPUOFF)
|
|
|
81 |
#define LPM3_bits (SCG1+SCG0+CPUOFF)
|
|
|
82 |
#define LPM4_bits (SCG1+SCG0+OSCOFF+CPUOFF)
|
|
|
83 |
|
|
|
84 |
#include "in430.h"
|
|
|
85 |
|
|
|
86 |
#define LPM0 _bis_SR_register(LPM0_bits) /* Enter Low Power Mode 0 */
|
|
|
87 |
#define LPM0_EXIT _bic_SR_register_on_exit(LPM0_bits) /* Exit Low Power Mode 0 */
|
|
|
88 |
#define LPM1 _bis_SR_register(LPM1_bits) /* Enter Low Power Mode 1 */
|
|
|
89 |
#define LPM1_EXIT _bic_SR_register_on_exit(LPM1_bits) /* Exit Low Power Mode 1 */
|
|
|
90 |
#define LPM2 _bis_SR_register(LPM2_bits) /* Enter Low Power Mode 2 */
|
|
|
91 |
#define LPM2_EXIT _bic_SR_register_on_exit(LPM2_bits) /* Exit Low Power Mode 2 */
|
|
|
92 |
#define LPM3 _bis_SR_register(LPM3_bits) /* Enter Low Power Mode 3 */
|
|
|
93 |
#define LPM3_EXIT _bic_SR_register_on_exit(LPM3_bits) /* Exit Low Power Mode 3 */
|
|
|
94 |
#define LPM4 _bis_SR_register(LPM4_bits) /* Enter Low Power Mode 4 */
|
|
|
95 |
#define LPM4_EXIT _bic_SR_register_on_exit(LPM4_bits) /* Exit Low Power Mode 4 */
|
|
|
96 |
#endif /* End #defines for C */
|
|
|
97 |
|
|
|
98 |
/************************************************************
|
|
|
99 |
* PERIPHERAL FILE MAP
|
|
|
100 |
************************************************************/
|
|
|
101 |
|
|
|
102 |
/************************************************************
|
|
|
103 |
* SPECIAL FUNCTION REGISTER ADDRESSES + CONTROL BITS
|
|
|
104 |
************************************************************/
|
|
|
105 |
|
|
|
106 |
SFR_8BIT(IE1); /* Interrupt Enable 1 */
|
|
|
107 |
#define WDTIE (0x01) /* Watchdog Interrupt Enable */
|
|
|
108 |
#define OFIE (0x02) /* Osc. Fault Interrupt Enable */
|
|
|
109 |
#define NMIIE (0x10) /* NMI Interrupt Enable */
|
|
|
110 |
#define ACCVIE (0x20) /* Flash Access Violation Interrupt Enable */
|
|
|
111 |
|
|
|
112 |
SFR_8BIT(IFG1); /* Interrupt Flag 1 */
|
|
|
113 |
#define WDTIFG (0x01) /* Watchdog Interrupt Flag */
|
|
|
114 |
#define OFIFG (0x02) /* Osc. Fault Interrupt Flag */
|
|
|
115 |
#define PORIFG (0x04) /* Power On Interrupt Flag */
|
|
|
116 |
#define RSTIFG (0x08) /* Reset Interrupt Flag */
|
|
|
117 |
#define NMIIFG (0x10) /* NMI Interrupt Flag */
|
|
|
118 |
|
|
|
119 |
/************************************************************
|
|
|
120 |
* ADC10
|
|
|
121 |
************************************************************/
|
|
|
122 |
#define __MSP430_HAS_ADC10__ /* Definition to show that Module is available */
|
|
|
123 |
|
|
|
124 |
SFR_8BIT(ADC10DTC0); /* ADC10 Data Transfer Control 0 */
|
|
|
125 |
SFR_8BIT(ADC10DTC1); /* ADC10 Data Transfer Control 1 */
|
|
|
126 |
SFR_8BIT(ADC10AE0); /* ADC10 Analog Enable 0 */
|
|
|
127 |
|
|
|
128 |
SFR_16BIT(ADC10CTL0); /* ADC10 Control 0 */
|
|
|
129 |
SFR_16BIT(ADC10CTL1); /* ADC10 Control 1 */
|
|
|
130 |
SFR_16BIT(ADC10MEM); /* ADC10 Memory */
|
|
|
131 |
SFR_16BIT(ADC10SA); /* ADC10 Data Transfer Start Address */
|
|
|
132 |
|
|
|
133 |
/* ADC10CTL0 */
|
|
|
134 |
#define ADC10SC (0x001) /* ADC10 Start Conversion */
|
|
|
135 |
#define ENC (0x002) /* ADC10 Enable Conversion */
|
|
|
136 |
#define ADC10IFG (0x004) /* ADC10 Interrupt Flag */
|
|
|
137 |
#define ADC10IE (0x008) /* ADC10 Interrupt Enalbe */
|
|
|
138 |
#define ADC10ON (0x010) /* ADC10 On/Enable */
|
|
|
139 |
#define REFON (0x020) /* ADC10 Reference on */
|
|
|
140 |
#define REF2_5V (0x040) /* ADC10 Ref 0:1.5V / 1:2.5V */
|
|
|
141 |
#define MSC (0x080) /* ADC10 Multiple SampleConversion */
|
|
|
142 |
#define REFBURST (0x100) /* ADC10 Reference Burst Mode */
|
|
|
143 |
#define REFOUT (0x200) /* ADC10 Enalbe output of Ref. */
|
|
|
144 |
#define ADC10SR (0x400) /* ADC10 Sampling Rate 0:200ksps / 1:50ksps */
|
|
|
145 |
#define ADC10SHT0 (0x800) /* ADC10 Sample Hold Select Bit: 0 */
|
|
|
146 |
#define ADC10SHT1 (0x1000) /* ADC10 Sample Hold Select Bit: 1 */
|
|
|
147 |
#define SREF0 (0x2000) /* ADC10 Reference Select Bit: 0 */
|
|
|
148 |
#define SREF1 (0x4000) /* ADC10 Reference Select Bit: 1 */
|
|
|
149 |
#define SREF2 (0x8000) /* ADC10 Reference Select Bit: 2 */
|
|
|
150 |
#define ADC10SHT_0 (0*0x800u) /* 4 x ADC10CLKs */
|
|
|
151 |
#define ADC10SHT_1 (1*0x800u) /* 8 x ADC10CLKs */
|
|
|
152 |
#define ADC10SHT_2 (2*0x800u) /* 16 x ADC10CLKs */
|
|
|
153 |
#define ADC10SHT_3 (3*0x800u) /* 64 x ADC10CLKs */
|
|
|
154 |
|
|
|
155 |
#define SREF_0 (0*0x2000u) /* VR+ = AVCC and VR- = AVSS */
|
|
|
156 |
#define SREF_1 (1*0x2000u) /* VR+ = VREF+ and VR- = AVSS */
|
|
|
157 |
#define SREF_2 (2*0x2000u) /* VR+ = VEREF+ and VR- = AVSS */
|
|
|
158 |
#define SREF_3 (3*0x2000u) /* VR+ = VEREF+ and VR- = AVSS */
|
|
|
159 |
#define SREF_4 (4*0x2000u) /* VR+ = AVCC and VR- = VREF-/VEREF- */
|
|
|
160 |
#define SREF_5 (5*0x2000u) /* VR+ = VREF+ and VR- = VREF-/VEREF- */
|
|
|
161 |
#define SREF_6 (6*0x2000u) /* VR+ = VEREF+ and VR- = VREF-/VEREF- */
|
|
|
162 |
#define SREF_7 (7*0x2000u) /* VR+ = VEREF+ and VR- = VREF-/VEREF- */
|
|
|
163 |
|
|
|
164 |
/* ADC10CTL1 */
|
|
|
165 |
#define ADC10BUSY (0x0001) /* ADC10 BUSY */
|
|
|
166 |
#define CONSEQ0 (0x0002) /* ADC10 Conversion Sequence Select 0 */
|
|
|
167 |
#define CONSEQ1 (0x0004) /* ADC10 Conversion Sequence Select 1 */
|
|
|
168 |
#define ADC10SSEL0 (0x0008) /* ADC10 Clock Source Select Bit: 0 */
|
|
|
169 |
#define ADC10SSEL1 (0x0010) /* ADC10 Clock Source Select Bit: 1 */
|
|
|
170 |
#define ADC10DIV0 (0x0020) /* ADC10 Clock Divider Select Bit: 0 */
|
|
|
171 |
#define ADC10DIV1 (0x0040) /* ADC10 Clock Divider Select Bit: 1 */
|
|
|
172 |
#define ADC10DIV2 (0x0080) /* ADC10 Clock Divider Select Bit: 2 */
|
|
|
173 |
#define ISSH (0x0100) /* ADC10 Invert Sample Hold Signal */
|
|
|
174 |
#define ADC10DF (0x0200) /* ADC10 Data Format 0:binary 1:2's complement */
|
|
|
175 |
#define SHS0 (0x0400) /* ADC10 Sample/Hold Source Bit: 0 */
|
|
|
176 |
#define SHS1 (0x0800) /* ADC10 Sample/Hold Source Bit: 1 */
|
|
|
177 |
#define INCH0 (0x1000) /* ADC10 Input Channel Select Bit: 0 */
|
|
|
178 |
#define INCH1 (0x2000) /* ADC10 Input Channel Select Bit: 1 */
|
|
|
179 |
#define INCH2 (0x4000) /* ADC10 Input Channel Select Bit: 2 */
|
|
|
180 |
#define INCH3 (0x8000) /* ADC10 Input Channel Select Bit: 3 */
|
|
|
181 |
|
|
|
182 |
#define CONSEQ_0 (0*2u) /* Single channel single conversion */
|
|
|
183 |
#define CONSEQ_1 (1*2u) /* Sequence of channels */
|
|
|
184 |
#define CONSEQ_2 (2*2u) /* Repeat single channel */
|
|
|
185 |
#define CONSEQ_3 (3*2u) /* Repeat sequence of channels */
|
|
|
186 |
|
|
|
187 |
#define ADC10SSEL_0 (0*8u) /* ADC10OSC */
|
|
|
188 |
#define ADC10SSEL_1 (1*8u) /* ACLK */
|
|
|
189 |
#define ADC10SSEL_2 (2*8u) /* MCLK */
|
|
|
190 |
#define ADC10SSEL_3 (3*8u) /* SMCLK */
|
|
|
191 |
|
|
|
192 |
#define ADC10DIV_0 (0*0x20u) /* ADC10 Clock Divider Select 0 */
|
|
|
193 |
#define ADC10DIV_1 (1*0x20u) /* ADC10 Clock Divider Select 1 */
|
|
|
194 |
#define ADC10DIV_2 (2*0x20u) /* ADC10 Clock Divider Select 2 */
|
|
|
195 |
#define ADC10DIV_3 (3*0x20u) /* ADC10 Clock Divider Select 3 */
|
|
|
196 |
#define ADC10DIV_4 (4*0x20u) /* ADC10 Clock Divider Select 4 */
|
|
|
197 |
#define ADC10DIV_5 (5*0x20u) /* ADC10 Clock Divider Select 5 */
|
|
|
198 |
#define ADC10DIV_6 (6*0x20u) /* ADC10 Clock Divider Select 6 */
|
|
|
199 |
#define ADC10DIV_7 (7*0x20u) /* ADC10 Clock Divider Select 7 */
|
|
|
200 |
|
|
|
201 |
#define SHS_0 (0*0x400u) /* ADC10SC */
|
|
|
202 |
#define SHS_1 (1*0x400u) /* TA3 OUT1 */
|
|
|
203 |
#define SHS_2 (2*0x400u) /* TA3 OUT0 */
|
|
|
204 |
#define SHS_3 (3*0x400u) /* TA3 OUT2 */
|
|
|
205 |
|
|
|
206 |
#define INCH_0 (0*0x1000u) /* Selects Channel 0 */
|
|
|
207 |
#define INCH_1 (1*0x1000u) /* Selects Channel 1 */
|
|
|
208 |
#define INCH_2 (2*0x1000u) /* Selects Channel 2 */
|
|
|
209 |
#define INCH_3 (3*0x1000u) /* Selects Channel 3 */
|
|
|
210 |
#define INCH_4 (4*0x1000u) /* Selects Channel 4 */
|
|
|
211 |
#define INCH_5 (5*0x1000u) /* Selects Channel 5 */
|
|
|
212 |
#define INCH_6 (6*0x1000u) /* Selects Channel 6 */
|
|
|
213 |
#define INCH_7 (7*0x1000u) /* Selects Channel 7 */
|
|
|
214 |
#define INCH_8 (8*0x1000u) /* Selects Channel 8 */
|
|
|
215 |
#define INCH_9 (9*0x1000u) /* Selects Channel 9 */
|
|
|
216 |
#define INCH_10 (10*0x1000u) /* Selects Channel 10 */
|
|
|
217 |
#define INCH_11 (11*0x1000u) /* Selects Channel 11 */
|
|
|
218 |
#define INCH_12 (12*0x1000u) /* Selects Channel 12 */
|
|
|
219 |
#define INCH_13 (13*0x1000u) /* Selects Channel 13 */
|
|
|
220 |
#define INCH_14 (14*0x1000u) /* Selects Channel 14 */
|
|
|
221 |
#define INCH_15 (15*0x1000u) /* Selects Channel 15 */
|
|
|
222 |
|
|
|
223 |
/* ADC10DTC0 */
|
|
|
224 |
#define ADC10FETCH (0x001) /* This bit should normally be reset */
|
|
|
225 |
#define ADC10B1 (0x002) /* ADC10 block one */
|
|
|
226 |
#define ADC10CT (0x004) /* ADC10 continuous transfer */
|
|
|
227 |
#define ADC10TB (0x008) /* ADC10 two-block mode */
|
|
|
228 |
#define ADC10DISABLE (0x000) /* ADC10DTC1 */
|
|
|
229 |
|
|
|
230 |
/************************************************************
|
|
|
231 |
* Basic Clock Module
|
|
|
232 |
************************************************************/
|
|
|
233 |
#define __MSP430_HAS_BC2__ /* Definition to show that Module is available */
|
|
|
234 |
|
|
|
235 |
SFR_8BIT(DCOCTL); /* DCO Clock Frequency Control */
|
|
|
236 |
SFR_8BIT(BCSCTL1); /* Basic Clock System Control 1 */
|
|
|
237 |
SFR_8BIT(BCSCTL2); /* Basic Clock System Control 2 */
|
|
|
238 |
SFR_8BIT(BCSCTL3); /* Basic Clock System Control 3 */
|
|
|
239 |
|
|
|
240 |
#define MOD0 (0x01) /* Modulation Bit 0 */
|
|
|
241 |
#define MOD1 (0x02) /* Modulation Bit 1 */
|
|
|
242 |
#define MOD2 (0x04) /* Modulation Bit 2 */
|
|
|
243 |
#define MOD3 (0x08) /* Modulation Bit 3 */
|
|
|
244 |
#define MOD4 (0x10) /* Modulation Bit 4 */
|
|
|
245 |
#define DCO0 (0x20) /* DCO Select Bit 0 */
|
|
|
246 |
#define DCO1 (0x40) /* DCO Select Bit 1 */
|
|
|
247 |
#define DCO2 (0x80) /* DCO Select Bit 2 */
|
|
|
248 |
|
|
|
249 |
#define RSEL0 (0x01) /* Range Select Bit 0 */
|
|
|
250 |
#define RSEL1 (0x02) /* Range Select Bit 1 */
|
|
|
251 |
#define RSEL2 (0x04) /* Range Select Bit 2 */
|
|
|
252 |
#define RSEL3 (0x08) /* Range Select Bit 3 */
|
|
|
253 |
#define DIVA0 (0x10) /* ACLK Divider 0 */
|
|
|
254 |
#define DIVA1 (0x20) /* ACLK Divider 1 */
|
|
|
255 |
#define XTS (0x40) /* LFXTCLK 0:Low Freq. / 1: High Freq. */
|
|
|
256 |
#define XT2OFF (0x80) /* Enable XT2CLK */
|
|
|
257 |
|
|
|
258 |
#define DIVA_0 (0x00) /* ACLK Divider 0: /1 */
|
|
|
259 |
#define DIVA_1 (0x10) /* ACLK Divider 1: /2 */
|
|
|
260 |
#define DIVA_2 (0x20) /* ACLK Divider 2: /4 */
|
|
|
261 |
#define DIVA_3 (0x30) /* ACLK Divider 3: /8 */
|
|
|
262 |
|
|
|
263 |
#define DIVS0 (0x02) /* SMCLK Divider 0 */
|
|
|
264 |
#define DIVS1 (0x04) /* SMCLK Divider 1 */
|
|
|
265 |
#define SELS (0x08) /* SMCLK Source Select 0:DCOCLK / 1:XT2CLK/LFXTCLK */
|
|
|
266 |
#define DIVM0 (0x10) /* MCLK Divider 0 */
|
|
|
267 |
#define DIVM1 (0x20) /* MCLK Divider 1 */
|
|
|
268 |
#define SELM0 (0x40) /* MCLK Source Select 0 */
|
|
|
269 |
#define SELM1 (0x80) /* MCLK Source Select 1 */
|
|
|
270 |
|
|
|
271 |
#define DIVS_0 (0x00) /* SMCLK Divider 0: /1 */
|
|
|
272 |
#define DIVS_1 (0x02) /* SMCLK Divider 1: /2 */
|
|
|
273 |
#define DIVS_2 (0x04) /* SMCLK Divider 2: /4 */
|
|
|
274 |
#define DIVS_3 (0x06) /* SMCLK Divider 3: /8 */
|
|
|
275 |
|
|
|
276 |
#define DIVM_0 (0x00) /* MCLK Divider 0: /1 */
|
|
|
277 |
#define DIVM_1 (0x10) /* MCLK Divider 1: /2 */
|
|
|
278 |
#define DIVM_2 (0x20) /* MCLK Divider 2: /4 */
|
|
|
279 |
#define DIVM_3 (0x30) /* MCLK Divider 3: /8 */
|
|
|
280 |
|
|
|
281 |
#define SELM_0 (0x00) /* MCLK Source Select 0: DCOCLK */
|
|
|
282 |
#define SELM_1 (0x40) /* MCLK Source Select 1: DCOCLK */
|
|
|
283 |
#define SELM_2 (0x80) /* MCLK Source Select 2: XT2CLK/LFXTCLK */
|
|
|
284 |
#define SELM_3 (0xC0) /* MCLK Source Select 3: LFXTCLK */
|
|
|
285 |
|
|
|
286 |
#define LFXT1OF (0x01) /* Low/high Frequency Oscillator Fault Flag */
|
|
|
287 |
#define XT2OF (0x02) /* High frequency oscillator 2 fault flag */
|
|
|
288 |
#define XCAP0 (0x04) /* XIN/XOUT Cap 0 */
|
|
|
289 |
#define XCAP1 (0x08) /* XIN/XOUT Cap 1 */
|
|
|
290 |
#define LFXT1S0 (0x10) /* Mode 0 for LFXT1 (XTS = 0) */
|
|
|
291 |
#define LFXT1S1 (0x20) /* Mode 1 for LFXT1 (XTS = 0) */
|
|
|
292 |
#define XT2S0 (0x40) /* Mode 0 for XT2 */
|
|
|
293 |
#define XT2S1 (0x80) /* Mode 1 for XT2 */
|
|
|
294 |
|
|
|
295 |
#define XCAP_0 (0x00) /* XIN/XOUT Cap : 0 pF */
|
|
|
296 |
#define XCAP_1 (0x04) /* XIN/XOUT Cap : 6 pF */
|
|
|
297 |
#define XCAP_2 (0x08) /* XIN/XOUT Cap : 10 pF */
|
|
|
298 |
#define XCAP_3 (0x0C) /* XIN/XOUT Cap : 12.5 pF */
|
|
|
299 |
|
|
|
300 |
#define LFXT1S_0 (0x00) /* Mode 0 for LFXT1 : Normal operation */
|
|
|
301 |
#define LFXT1S_1 (0x10) /* Mode 1 for LFXT1 : Reserved */
|
|
|
302 |
#define LFXT1S_2 (0x20) /* Mode 2 for LFXT1 : VLO */
|
|
|
303 |
#define LFXT1S_3 (0x30) /* Mode 3 for LFXT1 : Digital input signal */
|
|
|
304 |
|
|
|
305 |
#define XT2S_0 (0x00) /* Mode 0 for XT2 : 0.4 - 1 MHz */
|
|
|
306 |
#define XT2S_1 (0x40) /* Mode 1 for XT2 : 1 - 4 MHz */
|
|
|
307 |
#define XT2S_2 (0x80) /* Mode 2 for XT2 : 2 - 16 MHz */
|
|
|
308 |
#define XT2S_3 (0xC0) /* Mode 3 for XT2 : Digital input signal */
|
|
|
309 |
|
|
|
310 |
/*************************************************************
|
|
|
311 |
* Flash Memory
|
|
|
312 |
*************************************************************/
|
|
|
313 |
#define __MSP430_HAS_FLASH2__ /* Definition to show that Module is available */
|
|
|
314 |
|
|
|
315 |
SFR_16BIT(FCTL1); /* FLASH Control 1 */
|
|
|
316 |
SFR_16BIT(FCTL2); /* FLASH Control 2 */
|
|
|
317 |
SFR_16BIT(FCTL3); /* FLASH Control 3 */
|
|
|
318 |
|
|
|
319 |
#define FRKEY (0x9600) /* Flash key returned by read */
|
|
|
320 |
#define FWKEY (0xA500) /* Flash key for write */
|
|
|
321 |
#define FXKEY (0x3300) /* for use with XOR instruction */
|
|
|
322 |
|
|
|
323 |
#define ERASE (0x0002) /* Enable bit for Flash segment erase */
|
|
|
324 |
#define MERAS (0x0004) /* Enable bit for Flash mass erase */
|
|
|
325 |
#define WRT (0x0040) /* Enable bit for Flash write */
|
|
|
326 |
#define BLKWRT (0x0080) /* Enable bit for Flash segment write */
|
|
|
327 |
#define SEGWRT (0x0080) /* old definition */ /* Enable bit for Flash segment write */
|
|
|
328 |
|
|
|
329 |
#define FN0 (0x0001) /* Divide Flash clock by 1 to 64 using FN0 to FN5 according to: */
|
|
|
330 |
#define FN1 (0x0002) /* 32*FN5 + 16*FN4 + 8*FN3 + 4*FN2 + 2*FN1 + FN0 + 1 */
|
|
|
331 |
#ifndef FN2
|
|
|
332 |
#define FN2 (0x0004)
|
|
|
333 |
#endif
|
|
|
334 |
#ifndef FN3
|
|
|
335 |
#define FN3 (0x0008)
|
|
|
336 |
#endif
|
|
|
337 |
#ifndef FN4
|
|
|
338 |
#define FN4 (0x0010)
|
|
|
339 |
#endif
|
|
|
340 |
#define FN5 (0x0020)
|
|
|
341 |
#define FSSEL0 (0x0040) /* Flash clock select 0 */ /* to distinguish from USART SSELx */
|
|
|
342 |
#define FSSEL1 (0x0080) /* Flash clock select 1 */
|
|
|
343 |
|
|
|
344 |
#define FSSEL_0 (0x0000) /* Flash clock select: 0 - ACLK */
|
|
|
345 |
#define FSSEL_1 (0x0040) /* Flash clock select: 1 - MCLK */
|
|
|
346 |
#define FSSEL_2 (0x0080) /* Flash clock select: 2 - SMCLK */
|
|
|
347 |
#define FSSEL_3 (0x00C0) /* Flash clock select: 3 - SMCLK */
|
|
|
348 |
|
|
|
349 |
#define BUSY (0x0001) /* Flash busy: 1 */
|
|
|
350 |
#define KEYV (0x0002) /* Flash Key violation flag */
|
|
|
351 |
#define ACCVIFG (0x0004) /* Flash Access violation flag */
|
|
|
352 |
#define WAIT (0x0008) /* Wait flag for segment write */
|
|
|
353 |
#define LOCK (0x0010) /* Lock bit: 1 - Flash is locked (read only) */
|
|
|
354 |
#define EMEX (0x0020) /* Flash Emergency Exit */
|
|
|
355 |
#define LOCKA (0x0040) /* Segment A Lock bit: read = 1 - Segment is locked (read only) */
|
|
|
356 |
#define FAIL (0x0080) /* Last Program or Erase failed */
|
|
|
357 |
|
|
|
358 |
/************************************************************
|
|
|
359 |
* DIGITAL I/O Port1/2 Pull up / Pull down Resistors
|
|
|
360 |
************************************************************/
|
|
|
361 |
#define __MSP430_HAS_PORT1_R__ /* Definition to show that Module is available */
|
|
|
362 |
#define __MSP430_HAS_PORT2_R__ /* Definition to show that Module is available */
|
|
|
363 |
|
|
|
364 |
SFR_8BIT(P1IN); /* Port 1 Input */
|
|
|
365 |
SFR_8BIT(P1OUT); /* Port 1 Output */
|
|
|
366 |
SFR_8BIT(P1DIR); /* Port 1 Direction */
|
|
|
367 |
SFR_8BIT(P1IFG); /* Port 1 Interrupt Flag */
|
|
|
368 |
SFR_8BIT(P1IES); /* Port 1 Interrupt Edge Select */
|
|
|
369 |
SFR_8BIT(P1IE); /* Port 1 Interrupt Enable */
|
|
|
370 |
SFR_8BIT(P1SEL); /* Port 1 Selection */
|
|
|
371 |
SFR_8BIT(P1REN); /* Port 1 Resistor Enable */
|
|
|
372 |
|
|
|
373 |
SFR_8BIT(P2IN); /* Port 2 Input */
|
|
|
374 |
SFR_8BIT(P2OUT); /* Port 2 Output */
|
|
|
375 |
SFR_8BIT(P2DIR); /* Port 2 Direction */
|
|
|
376 |
SFR_8BIT(P2IFG); /* Port 2 Interrupt Flag */
|
|
|
377 |
SFR_8BIT(P2IES); /* Port 2 Interrupt Edge Select */
|
|
|
378 |
SFR_8BIT(P2IE); /* Port 2 Interrupt Enable */
|
|
|
379 |
SFR_8BIT(P2SEL); /* Port 2 Selection */
|
|
|
380 |
SFR_8BIT(P2REN); /* Port 2 Resistor Enable */
|
|
|
381 |
|
|
|
382 |
/************************************************************
|
|
|
383 |
* Timer A2
|
|
|
384 |
************************************************************/
|
|
|
385 |
#define __MSP430_HAS_TA2__ /* Definition to show that Module is available */
|
|
|
386 |
|
|
|
387 |
SFR_16BIT(TAIV); /* Timer A Interrupt Vector Word */
|
|
|
388 |
SFR_16BIT(TACTL); /* Timer A Control */
|
|
|
389 |
SFR_16BIT(TACCTL0); /* Timer A Capture/Compare Control 0 */
|
|
|
390 |
SFR_16BIT(TACCTL1); /* Timer A Capture/Compare Control 1 */
|
|
|
391 |
SFR_16BIT(TAR); /* Timer A Counter Register */
|
|
|
392 |
SFR_16BIT(TACCR0); /* Timer A Capture/Compare 0 */
|
|
|
393 |
SFR_16BIT(TACCR1); /* Timer A Capture/Compare 1 */
|
|
|
394 |
|
|
|
395 |
/* Alternate register names */
|
|
|
396 |
#define CCTL0 TACCTL0 /* Timer A Capture/Compare Control 0 */
|
|
|
397 |
#define CCTL1 TACCTL1 /* Timer A Capture/Compare Control 1 */
|
|
|
398 |
#define CCR0 TACCR0 /* Timer A Capture/Compare 0 */
|
|
|
399 |
#define CCR1 TACCR1 /* Timer A Capture/Compare 1 */
|
|
|
400 |
#define CCTL0_ TACCTL0_ /* Timer A Capture/Compare Control 0 */
|
|
|
401 |
#define CCTL1_ TACCTL1_ /* Timer A Capture/Compare Control 1 */
|
|
|
402 |
#define CCR0_ TACCR0_ /* Timer A Capture/Compare 0 */
|
|
|
403 |
#define CCR1_ TACCR1_ /* Timer A Capture/Compare 1 */
|
|
|
404 |
/* Alternate register names - 5xx style */
|
|
|
405 |
#define TA0IV TAIV /* Timer A Interrupt Vector Word */
|
|
|
406 |
#define TA0CTL TACTL /* Timer A Control */
|
|
|
407 |
#define TA0CCTL0 TACCTL0 /* Timer A Capture/Compare Control 0 */
|
|
|
408 |
#define TA0CCTL1 TACCTL1 /* Timer A Capture/Compare Control 1 */
|
|
|
409 |
#define TA0R TAR /* Timer A Counter Register */
|
|
|
410 |
#define TA0CCR0 TACCR0 /* Timer A Capture/Compare 0 */
|
|
|
411 |
#define TA0CCR1 TACCR1 /* Timer A Capture/Compare 1 */
|
|
|
412 |
#define TA0IV_ TAIV_ /* Timer A Interrupt Vector Word */
|
|
|
413 |
#define TA0CTL_ TACTL_ /* Timer A Control */
|
|
|
414 |
#define TA0CCTL0_ TACCTL0_ /* Timer A Capture/Compare Control 0 */
|
|
|
415 |
#define TA0CCTL1_ TACCTL1_ /* Timer A Capture/Compare Control 1 */
|
|
|
416 |
#define TA0R_ TAR_ /* Timer A Counter Register */
|
|
|
417 |
#define TA0CCR0_ TACCR0_ /* Timer A Capture/Compare 0 */
|
|
|
418 |
#define TA0CCR1_ TACCR1_ /* Timer A Capture/Compare 1 */
|
|
|
419 |
|
|
|
420 |
#define TASSEL1 (0x0200) /* Timer A clock source select 0 */
|
|
|
421 |
#define TASSEL0 (0x0100) /* Timer A clock source select 1 */
|
|
|
422 |
#define ID1 (0x0080) /* Timer A clock input divider 1 */
|
|
|
423 |
#define ID0 (0x0040) /* Timer A clock input divider 0 */
|
|
|
424 |
#define MC1 (0x0020) /* Timer A mode control 1 */
|
|
|
425 |
#define MC0 (0x0010) /* Timer A mode control 0 */
|
|
|
426 |
#define TACLR (0x0004) /* Timer A counter clear */
|
|
|
427 |
#define TAIE (0x0002) /* Timer A counter interrupt enable */
|
|
|
428 |
#define TAIFG (0x0001) /* Timer A counter interrupt flag */
|
|
|
429 |
|
|
|
430 |
#define MC_0 (0*0x10u) /* Timer A mode control: 0 - Stop */
|
|
|
431 |
#define MC_1 (1*0x10u) /* Timer A mode control: 1 - Up to CCR0 */
|
|
|
432 |
#define MC_2 (2*0x10u) /* Timer A mode control: 2 - Continous up */
|
|
|
433 |
#define MC_3 (3*0x10u) /* Timer A mode control: 3 - Up/Down */
|
|
|
434 |
#define ID_0 (0*0x40u) /* Timer A input divider: 0 - /1 */
|
|
|
435 |
#define ID_1 (1*0x40u) /* Timer A input divider: 1 - /2 */
|
|
|
436 |
#define ID_2 (2*0x40u) /* Timer A input divider: 2 - /4 */
|
|
|
437 |
#define ID_3 (3*0x40u) /* Timer A input divider: 3 - /8 */
|
|
|
438 |
#define TASSEL_0 (0*0x100u) /* Timer A clock source select: 0 - TACLK */
|
|
|
439 |
#define TASSEL_1 (1*0x100u) /* Timer A clock source select: 1 - ACLK */
|
|
|
440 |
#define TASSEL_2 (2*0x100u) /* Timer A clock source select: 2 - SMCLK */
|
|
|
441 |
#define TASSEL_3 (3*0x100u) /* Timer A clock source select: 3 - INCLK */
|
|
|
442 |
|
|
|
443 |
#define CM1 (0x8000) /* Capture mode 1 */
|
|
|
444 |
#define CM0 (0x4000) /* Capture mode 0 */
|
|
|
445 |
#define CCIS1 (0x2000) /* Capture input select 1 */
|
|
|
446 |
#define CCIS0 (0x1000) /* Capture input select 0 */
|
|
|
447 |
#define SCS (0x0800) /* Capture sychronize */
|
|
|
448 |
#define SCCI (0x0400) /* Latched capture signal (read) */
|
|
|
449 |
#define CAP (0x0100) /* Capture mode: 1 /Compare mode : 0 */
|
|
|
450 |
#define OUTMOD2 (0x0080) /* Output mode 2 */
|
|
|
451 |
#define OUTMOD1 (0x0040) /* Output mode 1 */
|
|
|
452 |
#define OUTMOD0 (0x0020) /* Output mode 0 */
|
|
|
453 |
#define CCIE (0x0010) /* Capture/compare interrupt enable */
|
|
|
454 |
#define CCI (0x0008) /* Capture input signal (read) */
|
|
|
455 |
#define OUT (0x0004) /* PWM Output signal if output mode 0 */
|
|
|
456 |
#define COV (0x0002) /* Capture/compare overflow flag */
|
|
|
457 |
#define CCIFG (0x0001) /* Capture/compare interrupt flag */
|
|
|
458 |
|
|
|
459 |
#define OUTMOD_0 (0*0x20u) /* PWM output mode: 0 - output only */
|
|
|
460 |
#define OUTMOD_1 (1*0x20u) /* PWM output mode: 1 - set */
|
|
|
461 |
#define OUTMOD_2 (2*0x20u) /* PWM output mode: 2 - PWM toggle/reset */
|
|
|
462 |
#define OUTMOD_3 (3*0x20u) /* PWM output mode: 3 - PWM set/reset */
|
|
|
463 |
#define OUTMOD_4 (4*0x20u) /* PWM output mode: 4 - toggle */
|
|
|
464 |
#define OUTMOD_5 (5*0x20u) /* PWM output mode: 5 - Reset */
|
|
|
465 |
#define OUTMOD_6 (6*0x20u) /* PWM output mode: 6 - PWM toggle/set */
|
|
|
466 |
#define OUTMOD_7 (7*0x20u) /* PWM output mode: 7 - PWM reset/set */
|
|
|
467 |
#define CCIS_0 (0*0x1000u) /* Capture input select: 0 - CCIxA */
|
|
|
468 |
#define CCIS_1 (1*0x1000u) /* Capture input select: 1 - CCIxB */
|
|
|
469 |
#define CCIS_2 (2*0x1000u) /* Capture input select: 2 - GND */
|
|
|
470 |
#define CCIS_3 (3*0x1000u) /* Capture input select: 3 - Vcc */
|
|
|
471 |
#define CM_0 (0*0x4000u) /* Capture mode: 0 - disabled */
|
|
|
472 |
#define CM_1 (1*0x4000u) /* Capture mode: 1 - pos. edge */
|
|
|
473 |
#define CM_2 (2*0x4000u) /* Capture mode: 1 - neg. edge */
|
|
|
474 |
#define CM_3 (3*0x4000u) /* Capture mode: 1 - both edges */
|
|
|
475 |
|
|
|
476 |
/* TA2IV Definitions */
|
|
|
477 |
#define TAIV_NONE (0x0000) /* No Interrupt pending */
|
|
|
478 |
#define TAIV_TACCR1 (0x0002) /* TACCR1_CCIFG */
|
|
|
479 |
#define TAIV_2 (0x0004) /* Reserved */
|
|
|
480 |
#define TAIV_6 (0x0006) /* Reserved */
|
|
|
481 |
#define TAIV_8 (0x0008) /* Reserved */
|
|
|
482 |
#define TAIV_TAIFG (0x000A) /* TAIFG */
|
|
|
483 |
|
|
|
484 |
/************************************************************
|
|
|
485 |
* USI
|
|
|
486 |
************************************************************/
|
|
|
487 |
#define __MSP430_HAS_USI__ /* Definition to show that Module is available */
|
|
|
488 |
|
|
|
489 |
SFR_8BIT(USICTL0); /* USI Control Register 0 */
|
|
|
490 |
SFR_8BIT(USICTL1); /* USI Control Register 1 */
|
|
|
491 |
SFR_8BIT(USICKCTL); /* USI Clock Control Register */
|
|
|
492 |
SFR_8BIT(USICNT); /* USI Bit Counter Register */
|
|
|
493 |
SFR_8BIT(USISRL); /* USI Low Byte Shift Register */
|
|
|
494 |
SFR_8BIT(USISRH); /* USI High Byte Shift Register */
|
|
|
495 |
SFR_16BIT(USICTL); /* USI Control Register */
|
|
|
496 |
SFR_16BIT(USICCTL); /* USI Clock and Counter Control Register */
|
|
|
497 |
SFR_16BIT(USISR); /* USI Shift Register */
|
|
|
498 |
|
|
|
499 |
#define USIPE7 (0x80) /* USI Port Enable Px.7 */
|
|
|
500 |
#define USIPE6 (0x40) /* USI Port Enable Px.6 */
|
|
|
501 |
#define USIPE5 (0x20) /* USI Port Enable Px.5 */
|
|
|
502 |
#define USILSB (0x10) /* USI LSB first 1:LSB / 0:MSB */
|
|
|
503 |
#define USIMST (0x08) /* USI Master Select 0:Slave / 1:Master */
|
|
|
504 |
#define USIGE (0x04) /* USI General Output Enable Latch */
|
|
|
505 |
#define USIOE (0x02) /* USI Output Enable */
|
|
|
506 |
#define USISWRST (0x01) /* USI Software Reset */
|
|
|
507 |
|
|
|
508 |
#define USICKPH (0x80) /* USI Sync. Mode: Clock Phase */
|
|
|
509 |
#define USII2C (0x40) /* USI I2C Mode */
|
|
|
510 |
#define USISTTIE (0x20) /* USI START Condition interrupt enable */
|
|
|
511 |
#define USIIE (0x10) /* USI Counter Interrupt enable */
|
|
|
512 |
#define USIAL (0x08) /* USI Arbitration Lost */
|
|
|
513 |
#define USISTP (0x04) /* USI STOP Condition received */
|
|
|
514 |
#define USISTTIFG (0x02) /* USI START Condition interrupt Flag */
|
|
|
515 |
#define USIIFG (0x01) /* USI Counter Interrupt Flag */
|
|
|
516 |
|
|
|
517 |
#define USIDIV2 (0x80) /* USI Clock Divider 2 */
|
|
|
518 |
#define USIDIV1 (0x40) /* USI Clock Divider 1 */
|
|
|
519 |
#define USIDIV0 (0x20) /* USI Clock Divider 0 */
|
|
|
520 |
#define USISSEL2 (0x10) /* USI Clock Source Select 2 */
|
|
|
521 |
#define USISSEL1 (0x08) /* USI Clock Source Select 1 */
|
|
|
522 |
#define USISSEL0 (0x04) /* USI Clock Source Select 0 */
|
|
|
523 |
#define USICKPL (0x02) /* USI Clock Polarity 0:Inactive=Low / 1:Inactive=High */
|
|
|
524 |
#define USISWCLK (0x01) /* USI Software Clock */
|
|
|
525 |
|
|
|
526 |
#define USIDIV_0 (0x00) /* USI Clock Divider: 0 */
|
|
|
527 |
#define USIDIV_1 (0x20) /* USI Clock Divider: 1 */
|
|
|
528 |
#define USIDIV_2 (0x40) /* USI Clock Divider: 2 */
|
|
|
529 |
#define USIDIV_3 (0x60) /* USI Clock Divider: 3 */
|
|
|
530 |
#define USIDIV_4 (0x80) /* USI Clock Divider: 4 */
|
|
|
531 |
#define USIDIV_5 (0xA0) /* USI Clock Divider: 5 */
|
|
|
532 |
#define USIDIV_6 (0xC0) /* USI Clock Divider: 6 */
|
|
|
533 |
#define USIDIV_7 (0xE0) /* USI Clock Divider: 7 */
|
|
|
534 |
|
|
|
535 |
#define USISSEL_0 (0x00) /* USI Clock Source: 0 */
|
|
|
536 |
#define USISSEL_1 (0x04) /* USI Clock Source: 1 */
|
|
|
537 |
#define USISSEL_2 (0x08) /* USI Clock Source: 2 */
|
|
|
538 |
#define USISSEL_3 (0x0C) /* USI Clock Source: 3 */
|
|
|
539 |
#define USISSEL_4 (0x10) /* USI Clock Source: 4 */
|
|
|
540 |
#define USISSEL_5 (0x14) /* USI Clock Source: 5 */
|
|
|
541 |
#define USISSEL_6 (0x18) /* USI Clock Source: 6 */
|
|
|
542 |
#define USISSEL_7 (0x1C) /* USI Clock Source: 7 */
|
|
|
543 |
|
|
|
544 |
#define USISCLREL (0x80) /* USI SCL Released */
|
|
|
545 |
#define USI16B (0x40) /* USI 16 Bit Shift Register Enable */
|
|
|
546 |
#define USIIFGCC (0x20) /* USI Interrupt Flag Clear Control */
|
|
|
547 |
#define USICNT4 (0x10) /* USI Bit Count 4 */
|
|
|
548 |
#define USICNT3 (0x08) /* USI Bit Count 3 */
|
|
|
549 |
#define USICNT2 (0x04) /* USI Bit Count 2 */
|
|
|
550 |
#define USICNT1 (0x02) /* USI Bit Count 1 */
|
|
|
551 |
#define USICNT0 (0x01) /* USI Bit Count 0 */
|
|
|
552 |
/************************************************************
|
|
|
553 |
* WATCHDOG TIMER
|
|
|
554 |
************************************************************/
|
|
|
555 |
#define __MSP430_HAS_WDT__ /* Definition to show that Module is available */
|
|
|
556 |
|
|
|
557 |
SFR_16BIT(WDTCTL); /* Watchdog Timer Control */
|
|
|
558 |
/* The bit names have been prefixed with "WDT" */
|
|
|
559 |
#define WDTIS0 (0x0001)
|
|
|
560 |
#define WDTIS1 (0x0002)
|
|
|
561 |
#define WDTSSEL (0x0004)
|
|
|
562 |
#define WDTCNTCL (0x0008)
|
|
|
563 |
#define WDTTMSEL (0x0010)
|
|
|
564 |
#define WDTNMI (0x0020)
|
|
|
565 |
#define WDTNMIES (0x0040)
|
|
|
566 |
#define WDTHOLD (0x0080)
|
|
|
567 |
|
|
|
568 |
#define WDTPW (0x5A00)
|
|
|
569 |
|
|
|
570 |
/* WDT-interval times [1ms] coded with Bits 0-2 */
|
|
|
571 |
/* WDT is clocked by fSMCLK (assumed 1MHz) */
|
|
|
572 |
#define WDT_MDLY_32 (WDTPW+WDTTMSEL+WDTCNTCL) /* 32ms interval (default) */
|
|
|
573 |
#define WDT_MDLY_8 (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS0) /* 8ms " */
|
|
|
574 |
#define WDT_MDLY_0_5 (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS1) /* 0.5ms " */
|
|
|
575 |
#define WDT_MDLY_0_064 (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS1+WDTIS0) /* 0.064ms " */
|
|
|
576 |
/* WDT is clocked by fACLK (assumed 32KHz) */
|
|
|
577 |
#define WDT_ADLY_1000 (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL) /* 1000ms " */
|
|
|
578 |
#define WDT_ADLY_250 (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS0) /* 250ms " */
|
|
|
579 |
#define WDT_ADLY_16 (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS1) /* 16ms " */
|
|
|
580 |
#define WDT_ADLY_1_9 (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS1+WDTIS0) /* 1.9ms " */
|
|
|
581 |
/* Watchdog mode -> reset after expired time */
|
|
|
582 |
/* WDT is clocked by fSMCLK (assumed 1MHz) */
|
|
|
583 |
#define WDT_MRST_32 (WDTPW+WDTCNTCL) /* 32ms interval (default) */
|
|
|
584 |
#define WDT_MRST_8 (WDTPW+WDTCNTCL+WDTIS0) /* 8ms " */
|
|
|
585 |
#define WDT_MRST_0_5 (WDTPW+WDTCNTCL+WDTIS1) /* 0.5ms " */
|
|
|
586 |
#define WDT_MRST_0_064 (WDTPW+WDTCNTCL+WDTIS1+WDTIS0) /* 0.064ms " */
|
|
|
587 |
/* WDT is clocked by fACLK (assumed 32KHz) */
|
|
|
588 |
#define WDT_ARST_1000 (WDTPW+WDTCNTCL+WDTSSEL) /* 1000ms " */
|
|
|
589 |
#define WDT_ARST_250 (WDTPW+WDTCNTCL+WDTSSEL+WDTIS0) /* 250ms " */
|
|
|
590 |
#define WDT_ARST_16 (WDTPW+WDTCNTCL+WDTSSEL+WDTIS1) /* 16ms " */
|
|
|
591 |
#define WDT_ARST_1_9 (WDTPW+WDTCNTCL+WDTSSEL+WDTIS1+WDTIS0) /* 1.9ms " */
|
|
|
592 |
|
|
|
593 |
/* INTERRUPT CONTROL */
|
|
|
594 |
/* These two bits are defined in the Special Function Registers */
|
|
|
595 |
/* #define WDTIE 0x01 */
|
|
|
596 |
/* #define WDTIFG 0x01 */
|
|
|
597 |
|
|
|
598 |
/************************************************************
|
|
|
599 |
* Calibration Data in Info Mem
|
|
|
600 |
************************************************************/
|
|
|
601 |
|
|
|
602 |
#ifndef __DisableCalData
|
|
|
603 |
|
|
|
604 |
SFR_8BIT(CALDCO_1MHZ); /* DCOCTL Calibration Data for 1MHz */
|
|
|
605 |
SFR_8BIT(CALBC1_1MHZ); /* BCSCTL1 Calibration Data for 1MHz */
|
|
|
606 |
|
|
|
607 |
#endif /* #ifndef __DisableCalData */
|
|
|
608 |
|
|
|
609 |
/************************************************************
|
|
|
610 |
* Interrupt Vectors (offset from 0xFFE0)
|
|
|
611 |
************************************************************/
|
|
|
612 |
|
|
|
613 |
#define VECTOR_NAME(name) name##_ptr
|
|
|
614 |
#define EMIT_PRAGMA(x) _Pragma(#x)
|
|
|
615 |
#define CREATE_VECTOR(name) void (* const VECTOR_NAME(name))(void) = &name
|
|
|
616 |
#define PLACE_VECTOR(vector,section) EMIT_PRAGMA(DATA_SECTION(vector,section))
|
|
|
617 |
#define ISR_VECTOR(func,offset) CREATE_VECTOR(func); \
|
|
|
618 |
PLACE_VECTOR(VECTOR_NAME(func), offset)
|
|
|
619 |
|
|
|
620 |
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
|
|
|
621 |
#define PORT1_VECTOR ".int02" /* 0xFFE4 Port 1 */
|
|
|
622 |
#else
|
|
|
623 |
#define PORT1_VECTOR (2 * 1u) /* 0xFFE4 Port 1 */
|
|
|
624 |
/*#define PORT1_ISR(func) ISR_VECTOR(func, ".int02") */ /* 0xFFE4 Port 1 */ /* CCE V2 Style */
|
|
|
625 |
#endif
|
|
|
626 |
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
|
|
|
627 |
#define PORT2_VECTOR ".int03" /* 0xFFE6 Port 2 */
|
|
|
628 |
#else
|
|
|
629 |
#define PORT2_VECTOR (3 * 1u) /* 0xFFE6 Port 2 */
|
|
|
630 |
/*#define PORT2_ISR(func) ISR_VECTOR(func, ".int03") */ /* 0xFFE6 Port 2 */ /* CCE V2 Style */
|
|
|
631 |
#endif
|
|
|
632 |
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
|
|
|
633 |
#define USI_VECTOR ".int04" /* 0xFFE8 USI */
|
|
|
634 |
#else
|
|
|
635 |
#define USI_VECTOR (4 * 1u) /* 0xFFE8 USI */
|
|
|
636 |
/*#define USI_ISR(func) ISR_VECTOR(func, ".int04") */ /* 0xFFE8 USI */ /* CCE V2 Style */
|
|
|
637 |
#endif
|
|
|
638 |
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
|
|
|
639 |
#define ADC10_VECTOR ".int05" /* 0xFFEA ADC10 */
|
|
|
640 |
#else
|
|
|
641 |
#define ADC10_VECTOR (5 * 1u) /* 0xFFEA ADC10 */
|
|
|
642 |
/*#define ADC10_ISR(func) ISR_VECTOR(func, ".int05") */ /* 0xFFEA ADC10 */ /* CCE V2 Style */
|
|
|
643 |
#endif
|
|
|
644 |
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
|
|
|
645 |
#define TIMERA1_VECTOR ".int08" /* 0xFFF0 Timer A CC1, TA */
|
|
|
646 |
#else
|
|
|
647 |
#define TIMERA1_VECTOR (8 * 1u) /* 0xFFF0 Timer A CC1, TA */
|
|
|
648 |
/*#define TIMERA1_ISR(func) ISR_VECTOR(func, ".int08") */ /* 0xFFF0 Timer A CC1, TA */ /* CCE V2 Style */
|
|
|
649 |
#endif
|
|
|
650 |
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
|
|
|
651 |
#define TIMERA0_VECTOR ".int09" /* 0xFFF2 Timer A CC0 */
|
|
|
652 |
#else
|
|
|
653 |
#define TIMERA0_VECTOR (9 * 1u) /* 0xFFF2 Timer A CC0 */
|
|
|
654 |
/*#define TIMERA0_ISR(func) ISR_VECTOR(func, ".int09") */ /* 0xFFF2 Timer A CC0 */ /* CCE V2 Style */
|
|
|
655 |
#endif
|
|
|
656 |
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
|
|
|
657 |
#define WDT_VECTOR ".int10" /* 0xFFF4 Watchdog Timer */
|
|
|
658 |
#else
|
|
|
659 |
#define WDT_VECTOR (10 * 1u) /* 0xFFF4 Watchdog Timer */
|
|
|
660 |
/*#define WDT_ISR(func) ISR_VECTOR(func, ".int10") */ /* 0xFFF4 Watchdog Timer */ /* CCE V2 Style */
|
|
|
661 |
#endif
|
|
|
662 |
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
|
|
|
663 |
#define NMI_VECTOR ".int14" /* 0xFFFC Non-maskable */
|
|
|
664 |
#else
|
|
|
665 |
#define NMI_VECTOR (14 * 1u) /* 0xFFFC Non-maskable */
|
|
|
666 |
/*#define NMI_ISR(func) ISR_VECTOR(func, ".int14") */ /* 0xFFFC Non-maskable */ /* CCE V2 Style */
|
|
|
667 |
#endif
|
|
|
668 |
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
|
|
|
669 |
#define RESET_VECTOR ".reset" /* 0xFFFE Reset [Highest Priority] */
|
|
|
670 |
#else
|
|
|
671 |
#define RESET_VECTOR (15 * 1u) /* 0xFFFE Reset [Highest Priority] */
|
|
|
672 |
/*#define RESET_ISR(func) ISR_VECTOR(func, ".int15") */ /* 0xFFFE Reset [Highest Priority] */ /* CCE V2 Style */
|
|
|
673 |
#endif
|
|
|
674 |
|
|
|
675 |
/************************************************************
|
|
|
676 |
* End of Modules
|
|
|
677 |
************************************************************/
|
|
|
678 |
|
|
|
679 |
#ifdef __cplusplus
|
|
|
680 |
}
|
|
|
681 |
#endif /* extern "C" */
|
|
|
682 |
|
|
|
683 |
#endif /* #ifndef __MSP430G2231 */
|
|
|
684 |
|