| 2850 |
dpurdie |
1 |
/******************************************************************************/
|
|
|
2 |
/* msp430f477.cmd */
|
|
|
3 |
/* - Linker Command File for defintions in the header file */
|
|
|
4 |
/* Please do not change ! */
|
|
|
5 |
/* */
|
|
|
6 |
/******************************************************************************/
|
|
|
7 |
|
|
|
8 |
|
|
|
9 |
/************************************************************
|
|
|
10 |
* STANDARD BITS
|
|
|
11 |
************************************************************/
|
|
|
12 |
/************************************************************
|
|
|
13 |
* STATUS REGISTER BITS
|
|
|
14 |
************************************************************/
|
|
|
15 |
/************************************************************
|
|
|
16 |
* PERIPHERAL FILE MAP
|
|
|
17 |
************************************************************/
|
|
|
18 |
/************************************************************
|
|
|
19 |
* SPECIAL FUNCTION REGISTER ADDRESSES + CONTROL BITS
|
|
|
20 |
************************************************************/
|
|
|
21 |
IE1 = 0x0000;
|
|
|
22 |
IFG1 = 0x0002;
|
|
|
23 |
IE2 = 0x0001;
|
|
|
24 |
IFG2 = 0x0003;
|
|
|
25 |
/************************************************************
|
|
|
26 |
* BASIC TIMER with Real Time Clock
|
|
|
27 |
************************************************************/
|
|
|
28 |
BTCTL = 0x0040;
|
|
|
29 |
RTCCTL = 0x0041;
|
|
|
30 |
RTCNT1 = 0x0042;
|
|
|
31 |
RTCNT2 = 0x0043;
|
|
|
32 |
RTCNT3 = 0x0044;
|
|
|
33 |
RTCNT4 = 0x0045;
|
|
|
34 |
BTCNT1 = 0x0046;
|
|
|
35 |
BTCNT2 = 0x0047;
|
|
|
36 |
RTCDAY = 0x004C;
|
|
|
37 |
RTCMON = 0x004D;
|
|
|
38 |
RTCYEARL = 0x004E;
|
|
|
39 |
RTCYEARH = 0x004F;
|
|
|
40 |
RTCTL = 0x0040;
|
|
|
41 |
RTCTIM0 = 0x0042;
|
|
|
42 |
RTCTIM1 = 0x0044;
|
|
|
43 |
BTCNT12 = 0x0046;
|
|
|
44 |
RTCDATE = 0x004C;
|
|
|
45 |
RTCYEAR = 0x004E;
|
|
|
46 |
/************************************************************
|
|
|
47 |
* Comparator A
|
|
|
48 |
************************************************************/
|
|
|
49 |
CACTL1 = 0x0059;
|
|
|
50 |
CACTL2 = 0x005A;
|
|
|
51 |
CAPD = 0x005B;
|
|
|
52 |
/************************************************************
|
|
|
53 |
* DAC12
|
|
|
54 |
************************************************************/
|
|
|
55 |
DAC12_0CTL = 0x01C0;
|
|
|
56 |
DAC12_1CTL = 0x01C2;
|
|
|
57 |
DAC12_0DAT = 0x01C8;
|
|
|
58 |
DAC12_1DAT = 0x01CA;
|
|
|
59 |
/*************************************************************
|
|
|
60 |
* Flash Memory
|
|
|
61 |
*************************************************************/
|
|
|
62 |
FCTL1 = 0x0128;
|
|
|
63 |
FCTL2 = 0x012A;
|
|
|
64 |
FCTL3 = 0x012C;
|
|
|
65 |
FCTL4 = 0x01BE;
|
|
|
66 |
/************************************************************
|
|
|
67 |
* SYSTEM CLOCK, FLL+
|
|
|
68 |
************************************************************/
|
|
|
69 |
SCFI0 = 0x0050;
|
|
|
70 |
SCFI1 = 0x0051;
|
|
|
71 |
SCFQCTL = 0x0052;
|
|
|
72 |
FLL_CTL0 = 0x0053;
|
|
|
73 |
FLL_CTL1 = 0x0054;
|
|
|
74 |
/************************************************************
|
|
|
75 |
* LCD_A
|
|
|
76 |
************************************************************/
|
|
|
77 |
LCDACTL = 0x0090;
|
|
|
78 |
LCDAPCTL0 = 0x00AC;
|
|
|
79 |
LCDAPCTL1 = 0x00AD;
|
|
|
80 |
LCDAVCTL0 = 0x00AE;
|
|
|
81 |
LCDAVCTL1 = 0x00AF;
|
|
|
82 |
LCDM1 = 0x0091;
|
|
|
83 |
LCDM2 = 0x0092;
|
|
|
84 |
LCDM3 = 0x0093;
|
|
|
85 |
LCDM4 = 0x0094;
|
|
|
86 |
LCDM5 = 0x0095;
|
|
|
87 |
LCDM6 = 0x0096;
|
|
|
88 |
LCDM7 = 0x0097;
|
|
|
89 |
LCDM8 = 0x0098;
|
|
|
90 |
LCDM9 = 0x0099;
|
|
|
91 |
LCDM10 = 0x009A;
|
|
|
92 |
LCDM11 = 0x009B;
|
|
|
93 |
LCDM12 = 0x009C;
|
|
|
94 |
LCDM13 = 0x009D;
|
|
|
95 |
LCDM14 = 0x009E;
|
|
|
96 |
LCDM15 = 0x009F;
|
|
|
97 |
LCDM16 = 0x00A0;
|
|
|
98 |
LCDM17 = 0x00A1;
|
|
|
99 |
LCDM18 = 0x00A2;
|
|
|
100 |
LCDM19 = 0x00A3;
|
|
|
101 |
LCDM20 = 0x00A4;
|
|
|
102 |
/************************************************************
|
|
|
103 |
* DIGITAL I/O Port1/2
|
|
|
104 |
************************************************************/
|
|
|
105 |
P1IN = 0x0020;
|
|
|
106 |
P1OUT = 0x0021;
|
|
|
107 |
P1DIR = 0x0022;
|
|
|
108 |
P1IFG = 0x0023;
|
|
|
109 |
P1IES = 0x0024;
|
|
|
110 |
P1IE = 0x0025;
|
|
|
111 |
P1SEL = 0x0026;
|
|
|
112 |
P1SEL2 = 0x0057;
|
|
|
113 |
P2IN = 0x0028;
|
|
|
114 |
P2OUT = 0x0029;
|
|
|
115 |
P2DIR = 0x002A;
|
|
|
116 |
P2IFG = 0x002B;
|
|
|
117 |
P2IES = 0x002C;
|
|
|
118 |
P2IE = 0x002D;
|
|
|
119 |
P2SEL = 0x002E;
|
|
|
120 |
/************************************************************
|
|
|
121 |
* DIGITAL I/O Port3/4
|
|
|
122 |
************************************************************/
|
|
|
123 |
P3IN = 0x0018;
|
|
|
124 |
P3OUT = 0x0019;
|
|
|
125 |
P3DIR = 0x001A;
|
|
|
126 |
P3SEL = 0x001B;
|
|
|
127 |
P4IN = 0x001C;
|
|
|
128 |
P4OUT = 0x001D;
|
|
|
129 |
P4DIR = 0x001E;
|
|
|
130 |
P4SEL = 0x001F;
|
|
|
131 |
/************************************************************
|
|
|
132 |
* DIGITAL I/O Port5/6
|
|
|
133 |
************************************************************/
|
|
|
134 |
P5IN = 0x0030;
|
|
|
135 |
P5OUT = 0x0031;
|
|
|
136 |
P5DIR = 0x0032;
|
|
|
137 |
P5SEL = 0x0033;
|
|
|
138 |
P6IN = 0x0034;
|
|
|
139 |
P6OUT = 0x0035;
|
|
|
140 |
P6DIR = 0x0036;
|
|
|
141 |
P6SEL = 0x0037;
|
|
|
142 |
/************************************************************
|
|
|
143 |
* SD16_A1 - Sigma Delta 16 Bit
|
|
|
144 |
************************************************************/
|
|
|
145 |
SD16INCTL0 = 0x00B0;
|
|
|
146 |
SD16AE = 0x00B7;
|
|
|
147 |
SD16CONF0 = 0x00F7;
|
|
|
148 |
SD16CONF1 = 0x00BF;
|
|
|
149 |
/* Please use only the recommended settings */
|
|
|
150 |
SD16CTL = 0x0100;
|
|
|
151 |
SD16CCTL0 = 0x0102;
|
|
|
152 |
SD16IV = 0x0110;
|
|
|
153 |
SD16MEM0 = 0x0112;
|
|
|
154 |
/************************************************************
|
|
|
155 |
* Brown-Out, Supply Voltage Supervision (SVS)
|
|
|
156 |
************************************************************/
|
|
|
157 |
SVSCTL = 0x0056;
|
|
|
158 |
/************************************************************
|
|
|
159 |
* Timer A3
|
|
|
160 |
************************************************************/
|
|
|
161 |
TAIV = 0x012E;
|
|
|
162 |
TACTL = 0x0160;
|
|
|
163 |
TACCTL0 = 0x0162;
|
|
|
164 |
TACCTL1 = 0x0164;
|
|
|
165 |
TACCTL2 = 0x0166;
|
|
|
166 |
TAR = 0x0170;
|
|
|
167 |
TACCR0 = 0x0172;
|
|
|
168 |
TACCR1 = 0x0174;
|
|
|
169 |
TACCR2 = 0x0176;
|
|
|
170 |
/************************************************************
|
|
|
171 |
* Timer B3
|
|
|
172 |
************************************************************/
|
|
|
173 |
TBIV = 0x011E;
|
|
|
174 |
TBCTL = 0x0180;
|
|
|
175 |
TBCCTL0 = 0x0182;
|
|
|
176 |
TBCCTL1 = 0x0184;
|
|
|
177 |
TBCCTL2 = 0x0186;
|
|
|
178 |
TBR = 0x0190;
|
|
|
179 |
TBCCR0 = 0x0192;
|
|
|
180 |
TBCCR1 = 0x0194;
|
|
|
181 |
TBCCR2 = 0x0196;
|
|
|
182 |
/************************************************************
|
|
|
183 |
* USCI
|
|
|
184 |
************************************************************/
|
|
|
185 |
UCA0CTL0 = 0x0060;
|
|
|
186 |
UCA0CTL1 = 0x0061;
|
|
|
187 |
UCA0BR0 = 0x0062;
|
|
|
188 |
UCA0BR1 = 0x0063;
|
|
|
189 |
UCA0MCTL = 0x0064;
|
|
|
190 |
UCA0STAT = 0x0065;
|
|
|
191 |
UCA0RXBUF = 0x0066;
|
|
|
192 |
UCA0TXBUF = 0x0067;
|
|
|
193 |
UCA0ABCTL = 0x005D;
|
|
|
194 |
UCA0IRTCTL = 0x005E;
|
|
|
195 |
UCA0IRRCTL = 0x005F;
|
|
|
196 |
UCB0CTL0 = 0x0068;
|
|
|
197 |
UCB0CTL1 = 0x0069;
|
|
|
198 |
UCB0BR0 = 0x006A;
|
|
|
199 |
UCB0BR1 = 0x006B;
|
|
|
200 |
UCB0I2CIE = 0x006C;
|
|
|
201 |
UCB0STAT = 0x006D;
|
|
|
202 |
UCB0RXBUF = 0x006E;
|
|
|
203 |
UCB0TXBUF = 0x006F;
|
|
|
204 |
UCB0I2COA = 0x0118;
|
|
|
205 |
UCB0I2CSA = 0x011A;
|
|
|
206 |
/************************************************************
|
|
|
207 |
* WATCHDOG TIMER
|
|
|
208 |
************************************************************/
|
|
|
209 |
WDTCTL = 0x0120;
|
|
|
210 |
/************************************************************
|
|
|
211 |
* Interrupt Vectors (offset from 0xFFE0)
|
|
|
212 |
************************************************************/
|
|
|
213 |
/************************************************************
|
|
|
214 |
* End of Modules
|
|
|
215 |
************************************************************/
|