| 2850 |
dpurdie |
1 |
/******************************************************************************/
|
|
|
2 |
/* msp430f435.cmd */
|
|
|
3 |
/* - Linker Command File for defintions in the header file */
|
|
|
4 |
/* Please do not change ! */
|
|
|
5 |
/* */
|
|
|
6 |
/******************************************************************************/
|
|
|
7 |
|
|
|
8 |
|
|
|
9 |
/************************************************************
|
|
|
10 |
* STANDARD BITS
|
|
|
11 |
************************************************************/
|
|
|
12 |
/************************************************************
|
|
|
13 |
* STATUS REGISTER BITS
|
|
|
14 |
************************************************************/
|
|
|
15 |
/************************************************************
|
|
|
16 |
* PERIPHERAL FILE MAP
|
|
|
17 |
************************************************************/
|
|
|
18 |
/************************************************************
|
|
|
19 |
* SPECIAL FUNCTION REGISTER ADDRESSES + CONTROL BITS
|
|
|
20 |
************************************************************/
|
|
|
21 |
IE1 = 0x0000;
|
|
|
22 |
IFG1 = 0x0002;
|
|
|
23 |
ME1 = 0x0004;
|
|
|
24 |
IE2 = 0x0001;
|
|
|
25 |
IFG2 = 0x0003;
|
|
|
26 |
/************************************************************
|
|
|
27 |
* WATCHDOG TIMER
|
|
|
28 |
************************************************************/
|
|
|
29 |
WDTCTL = 0x0120;
|
|
|
30 |
/************************************************************
|
|
|
31 |
* DIGITAL I/O Port1/2
|
|
|
32 |
************************************************************/
|
|
|
33 |
P1IN = 0x0020;
|
|
|
34 |
P1OUT = 0x0021;
|
|
|
35 |
P1DIR = 0x0022;
|
|
|
36 |
P1IFG = 0x0023;
|
|
|
37 |
P1IES = 0x0024;
|
|
|
38 |
P1IE = 0x0025;
|
|
|
39 |
P1SEL = 0x0026;
|
|
|
40 |
P2IN = 0x0028;
|
|
|
41 |
P2OUT = 0x0029;
|
|
|
42 |
P2DIR = 0x002A;
|
|
|
43 |
P2IFG = 0x002B;
|
|
|
44 |
P2IES = 0x002C;
|
|
|
45 |
P2IE = 0x002D;
|
|
|
46 |
P2SEL = 0x002E;
|
|
|
47 |
/************************************************************
|
|
|
48 |
* DIGITAL I/O Port3/4
|
|
|
49 |
************************************************************/
|
|
|
50 |
P3IN = 0x0018;
|
|
|
51 |
P3OUT = 0x0019;
|
|
|
52 |
P3DIR = 0x001A;
|
|
|
53 |
P3SEL = 0x001B;
|
|
|
54 |
P4IN = 0x001C;
|
|
|
55 |
P4OUT = 0x001D;
|
|
|
56 |
P4DIR = 0x001E;
|
|
|
57 |
P4SEL = 0x001F;
|
|
|
58 |
/************************************************************
|
|
|
59 |
* DIGITAL I/O Port5/6
|
|
|
60 |
************************************************************/
|
|
|
61 |
P5IN = 0x0030;
|
|
|
62 |
P5OUT = 0x0031;
|
|
|
63 |
P5DIR = 0x0032;
|
|
|
64 |
P5SEL = 0x0033;
|
|
|
65 |
P6IN = 0x0034;
|
|
|
66 |
P6OUT = 0x0035;
|
|
|
67 |
P6DIR = 0x0036;
|
|
|
68 |
P6SEL = 0x0037;
|
|
|
69 |
/************************************************************
|
|
|
70 |
* BASIC TIMER
|
|
|
71 |
************************************************************/
|
|
|
72 |
BTCTL = 0x0040;
|
|
|
73 |
BTCNT1 = 0x0046;
|
|
|
74 |
BTCNT2 = 0x0047;
|
|
|
75 |
/************************************************************
|
|
|
76 |
* SYSTEM CLOCK, FLL+
|
|
|
77 |
************************************************************/
|
|
|
78 |
SCFI0 = 0x0050;
|
|
|
79 |
SCFI1 = 0x0051;
|
|
|
80 |
SCFQCTL = 0x0052;
|
|
|
81 |
FLL_CTL0 = 0x0053;
|
|
|
82 |
FLL_CTL1 = 0x0054;
|
|
|
83 |
/************************************************************
|
|
|
84 |
* Brown-Out, Supply Voltage Supervision (SVS)
|
|
|
85 |
************************************************************/
|
|
|
86 |
SVSCTL = 0x0056;
|
|
|
87 |
/************************************************************
|
|
|
88 |
* LCD
|
|
|
89 |
************************************************************/
|
|
|
90 |
LCDCTL = 0x0090;
|
|
|
91 |
LCDM1 = 0x0091;
|
|
|
92 |
LCDM2 = 0x0092;
|
|
|
93 |
LCDM3 = 0x0093;
|
|
|
94 |
LCDM4 = 0x0094;
|
|
|
95 |
LCDM5 = 0x0095;
|
|
|
96 |
LCDM6 = 0x0096;
|
|
|
97 |
LCDM7 = 0x0097;
|
|
|
98 |
LCDM8 = 0x0098;
|
|
|
99 |
LCDM9 = 0x0099;
|
|
|
100 |
LCDM10 = 0x009A;
|
|
|
101 |
LCDM11 = 0x009B;
|
|
|
102 |
LCDM12 = 0x009C;
|
|
|
103 |
LCDM13 = 0x009D;
|
|
|
104 |
LCDM14 = 0x009E;
|
|
|
105 |
LCDM15 = 0x009F;
|
|
|
106 |
LCDM16 = 0x00A0;
|
|
|
107 |
LCDM17 = 0x00A1;
|
|
|
108 |
LCDM18 = 0x00A2;
|
|
|
109 |
LCDM19 = 0x00A3;
|
|
|
110 |
LCDM20 = 0x00A4;
|
|
|
111 |
/************************************************************
|
|
|
112 |
* USART
|
|
|
113 |
************************************************************/
|
|
|
114 |
/************************************************************
|
|
|
115 |
* USART 0
|
|
|
116 |
************************************************************/
|
|
|
117 |
U0CTL = 0x0070;
|
|
|
118 |
U0TCTL = 0x0071;
|
|
|
119 |
U0RCTL = 0x0072;
|
|
|
120 |
U0MCTL = 0x0073;
|
|
|
121 |
U0BR0 = 0x0074;
|
|
|
122 |
U0BR1 = 0x0075;
|
|
|
123 |
U0RXBUF = 0x0076;
|
|
|
124 |
U0TXBUF = 0x0077;
|
|
|
125 |
/************************************************************
|
|
|
126 |
* Timer A3
|
|
|
127 |
************************************************************/
|
|
|
128 |
TAIV = 0x012E;
|
|
|
129 |
TACTL = 0x0160;
|
|
|
130 |
TACCTL0 = 0x0162;
|
|
|
131 |
TACCTL1 = 0x0164;
|
|
|
132 |
TACCTL2 = 0x0166;
|
|
|
133 |
TAR = 0x0170;
|
|
|
134 |
TACCR0 = 0x0172;
|
|
|
135 |
TACCR1 = 0x0174;
|
|
|
136 |
TACCR2 = 0x0176;
|
|
|
137 |
/************************************************************
|
|
|
138 |
* Timer B3
|
|
|
139 |
************************************************************/
|
|
|
140 |
TBIV = 0x011E;
|
|
|
141 |
TBCTL = 0x0180;
|
|
|
142 |
TBCCTL0 = 0x0182;
|
|
|
143 |
TBCCTL1 = 0x0184;
|
|
|
144 |
TBCCTL2 = 0x0186;
|
|
|
145 |
TBR = 0x0190;
|
|
|
146 |
TBCCR0 = 0x0192;
|
|
|
147 |
TBCCR1 = 0x0194;
|
|
|
148 |
TBCCR2 = 0x0196;
|
|
|
149 |
/*************************************************************
|
|
|
150 |
* Flash Memory
|
|
|
151 |
*************************************************************/
|
|
|
152 |
FCTL1 = 0x0128;
|
|
|
153 |
FCTL2 = 0x012A;
|
|
|
154 |
FCTL3 = 0x012C;
|
|
|
155 |
/************************************************************
|
|
|
156 |
* Comparator A
|
|
|
157 |
************************************************************/
|
|
|
158 |
CACTL1 = 0x0059;
|
|
|
159 |
CACTL2 = 0x005A;
|
|
|
160 |
CAPD = 0x005B;
|
|
|
161 |
/************************************************************
|
|
|
162 |
* ADC12
|
|
|
163 |
************************************************************/
|
|
|
164 |
ADC12CTL0 = 0x01A0;
|
|
|
165 |
ADC12CTL1 = 0x01A2;
|
|
|
166 |
ADC12IFG = 0x01A4;
|
|
|
167 |
ADC12IE = 0x01A6;
|
|
|
168 |
ADC12IV = 0x01A8;
|
|
|
169 |
ADC12MEM0 = 0x0140;
|
|
|
170 |
ADC12MEM1 = 0x0142;
|
|
|
171 |
ADC12MEM2 = 0x0144;
|
|
|
172 |
ADC12MEM3 = 0x0146;
|
|
|
173 |
ADC12MEM4 = 0x0148;
|
|
|
174 |
ADC12MEM5 = 0x014A;
|
|
|
175 |
ADC12MEM6 = 0x014C;
|
|
|
176 |
ADC12MEM7 = 0x014E;
|
|
|
177 |
ADC12MEM8 = 0x0150;
|
|
|
178 |
ADC12MEM9 = 0x0152;
|
|
|
179 |
ADC12MEM10 = 0x0154;
|
|
|
180 |
ADC12MEM11 = 0x0156;
|
|
|
181 |
ADC12MEM12 = 0x0158;
|
|
|
182 |
ADC12MEM13 = 0x015A;
|
|
|
183 |
ADC12MEM14 = 0x015C;
|
|
|
184 |
ADC12MEM15 = 0x015E;
|
|
|
185 |
ADC12MCTL0 = 0x0080;
|
|
|
186 |
ADC12MCTL1 = 0x0081;
|
|
|
187 |
ADC12MCTL2 = 0x0082;
|
|
|
188 |
ADC12MCTL3 = 0x0083;
|
|
|
189 |
ADC12MCTL4 = 0x0084;
|
|
|
190 |
ADC12MCTL5 = 0x0085;
|
|
|
191 |
ADC12MCTL6 = 0x0086;
|
|
|
192 |
ADC12MCTL7 = 0x0087;
|
|
|
193 |
ADC12MCTL8 = 0x0088;
|
|
|
194 |
ADC12MCTL9 = 0x0089;
|
|
|
195 |
ADC12MCTL10 = 0x008A;
|
|
|
196 |
ADC12MCTL11 = 0x008B;
|
|
|
197 |
ADC12MCTL12 = 0x008C;
|
|
|
198 |
ADC12MCTL13 = 0x008D;
|
|
|
199 |
ADC12MCTL14 = 0x008E;
|
|
|
200 |
ADC12MCTL15 = 0x008F;
|
|
|
201 |
/************************************************************
|
|
|
202 |
* Interrupt Vectors (offset from 0xFFE0)
|
|
|
203 |
************************************************************/
|
|
|
204 |
/************************************************************
|
|
|
205 |
* End of Modules
|
|
|
206 |
************************************************************/
|