Subversion Repositories DevTools

Rev

Details | Last modification | View Log | RSS feed

Rev Author Line No. Line
2850 dpurdie 1 
/********************************************************************
2 
*
3 
* Standard register and bit definitions for the Texas Instruments
4 
* MSP430 microcontroller.
5 
*
6 
* This file supports assembler and C development for
7 
* MSP430xG46x devices.
8 
*
9 
* Texas Instruments, Version 1.7
10 
*
11 
* Rev. 1.0, Setup
12 
* Rev. 1.1, Fixed Names for USCI an settings for DMA
13 
* Rev. 1.2, Added VLD bits in SVS module
14 
* Rev. 1.3, Removed definitions for BTRESET
15 
*           Fixed swapped definition of RTCxxx
16 
* Rev. 1.4, Removed unused ME1 definition
17 
* Rev. 1.5, added definitions for Interrupt Vectors xxIV
18 
* Rev. 1.6, changed 'void __data20 * volatile' definition
19 
* Rev. 1.6, added LFXT1DIG
20 
*
21 
*
22 
********************************************************************/
23 
 
24 
#ifndef __msp430xG46x
25 
#define __msp430xG46x
26 
 
27 
#ifdef __cplusplus
28 
extern "C" {
29 
#endif
30 
 
31 
 
32 
/*----------------------------------------------------------------------------*/
33 
/* PERIPHERAL FILE MAP                                                        */
34 
/*----------------------------------------------------------------------------*/
35 
 
36 
/* External references resolved by a device-specific linker command file */
37 
#define SFR_8BIT(address)   extern volatile unsigned char address
38 
#define SFR_16BIT(address)  extern volatile unsigned int address
39 
//#define SFR_20BIT(address)  extern volatile unsigned int address
40 
typedef void (* __SFR_FARPTR)();
41 
#define SFR_20BIT(address) extern __SFR_FARPTR address
42 
#define SFR_32BIT(address)  extern volatile unsigned long address
43 
 
44 
 
45 
 
46 
/************************************************************
47 
* STANDARD BITS
48 
************************************************************/
49 
 
50 
#define BIT0                   (0x0001)
51 
#define BIT1                   (0x0002)
52 
#define BIT2                   (0x0004)
53 
#define BIT3                   (0x0008)
54 
#define BIT4                   (0x0010)
55 
#define BIT5                   (0x0020)
56 
#define BIT6                   (0x0040)
57 
#define BIT7                   (0x0080)
58 
#define BIT8                   (0x0100)
59 
#define BIT9                   (0x0200)
60 
#define BITA                   (0x0400)
61 
#define BITB                   (0x0800)
62 
#define BITC                   (0x1000)
63 
#define BITD                   (0x2000)
64 
#define BITE                   (0x4000)
65 
#define BITF                   (0x8000)
66 
 
67 
/************************************************************
68 
* STATUS REGISTER BITS
69 
************************************************************/
70 
 
71 
#define C                      (0x0001)
72 
#define Z                      (0x0002)
73 
#define N                      (0x0004)
74 
#define V                      (0x0100)
75 
#define GIE                    (0x0008)
76 
#define CPUOFF                 (0x0010)
77 
#define OSCOFF                 (0x0020)
78 
#define SCG0                   (0x0040)
79 
#define SCG1                   (0x0080)
80 
 
81 
/* Low Power Modes coded with Bits 4-7 in SR */
82 
 
83 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
84 
#define LPM0                   (CPUOFF)
85 
#define LPM1                   (SCG0+CPUOFF)
86 
#define LPM2                   (SCG1+CPUOFF)
87 
#define LPM3                   (SCG1+SCG0+CPUOFF)
88 
#define LPM4                   (SCG1+SCG0+OSCOFF+CPUOFF)
89 
/* End #defines for assembler */
90 
 
91 
#else /* Begin #defines for C */
92 
#define LPM0_bits              (CPUOFF)
93 
#define LPM1_bits              (SCG0+CPUOFF)
94 
#define LPM2_bits              (SCG1+CPUOFF)
95 
#define LPM3_bits              (SCG1+SCG0+CPUOFF)
96 
#define LPM4_bits              (SCG1+SCG0+OSCOFF+CPUOFF)
97 
 
98 
#include "in430.h"
99 
 
100 
#define LPM0         _bis_SR_register(LPM0_bits)         /* Enter Low Power Mode 0 */
101 
#define LPM0_EXIT    _bic_SR_register_on_exit(LPM0_bits) /* Exit Low Power Mode 0 */
102 
#define LPM1         _bis_SR_register(LPM1_bits)         /* Enter Low Power Mode 1 */
103 
#define LPM1_EXIT    _bic_SR_register_on_exit(LPM1_bits) /* Exit Low Power Mode 1 */
104 
#define LPM2         _bis_SR_register(LPM2_bits)         /* Enter Low Power Mode 2 */
105 
#define LPM2_EXIT    _bic_SR_register_on_exit(LPM2_bits) /* Exit Low Power Mode 2 */
106 
#define LPM3         _bis_SR_register(LPM3_bits)         /* Enter Low Power Mode 3 */
107 
#define LPM3_EXIT    _bic_SR_register_on_exit(LPM3_bits) /* Exit Low Power Mode 3 */
108 
#define LPM4         _bis_SR_register(LPM4_bits)         /* Enter Low Power Mode 4 */
109 
#define LPM4_EXIT    _bic_SR_register_on_exit(LPM4_bits) /* Exit Low Power Mode 4 */
110 
#endif /* End #defines for C */
111 
 
112 
/************************************************************
113 
* CPU
114 
************************************************************/
115 
#define __MSP430_HAS_MSP430X_CPU__                /* Definition to show that it has MSP430X CPU */
116 
 
117 
/************************************************************
118 
* PERIPHERAL FILE MAP
119 
************************************************************/
120 
 
121 
/************************************************************
122 
* SPECIAL FUNCTION REGISTER ADDRESSES + CONTROL BITS
123 
************************************************************/
124 
 
125 
SFR_8BIT(IE1);                                /* Interrupt Enable 1 */
126 
#define WDTIE                  (0x01)
127 
#define OFIE                   (0x02)
128 
#define NMIIE                  (0x10)
129 
#define ACCVIE                 (0x20)
130 
 
131 
SFR_8BIT(IFG1);                               /* Interrupt Flag 1 */
132 
#define WDTIFG                 (0x01)
133 
#define OFIFG                  (0x02)
134 
#define NMIIFG                 (0x10)
135 
 
136 
SFR_8BIT(IE2);                                /* Interrupt Enable 2 */
137 
#define U1IE                   IE2            /* UART1 Interrupt Enable Register */
138 
#define UC0IE                  IE2
139 
#define UCA0RXIE               (0x01)
140 
#define UCA0TXIE               (0x02)
141 
#define UCB0RXIE               (0x04)
142 
#define UCB0TXIE               (0x08)
143 
#define URXIE1                 (0x10)
144 
#define UTXIE1                 (0x20)
145 
#define BTIE                   (0x80)
146 
 
147 
SFR_8BIT(IFG2);                               /* Interrupt Flag 2 */
148 
#define U1IFG                  IFG2           /* UART1 Interrupt Flag Register */
149 
#define UC0IFG                 IFG2
150 
#define UCA0RXIFG              (0x01)
151 
#define UCA0TXIFG              (0x02)
152 
#define UCB0RXIFG              (0x04)
153 
#define UCB0TXIFG              (0x08)
154 
#define URXIFG1                (0x10)
155 
#define UTXIFG1                (0x20)
156 
#define BTIFG                  (0x80)
157 
 
158 
SFR_8BIT(ME2);                                /* Module Enable 2 */
159 
#define U1ME                   ME2            /* UART1 Module Enable Register */
160 
#define URXE1                  (0x10)
161 
#define UTXE1                  (0x20)
162 
#define USPIE1                 (0x10)
163 
 
164 
/************************************************************
165 
* ADC12
166 
************************************************************/
167 
#define __MSP430_HAS_ADC12__                  /* Definition to show that Module is available */
168 
 
169 
SFR_16BIT(ADC12CTL0);                         /* ADC12 Control 0 */
170 
SFR_16BIT(ADC12CTL1);                         /* ADC12 Control 1 */
171 
SFR_16BIT(ADC12IFG);                          /* ADC12 Interrupt Flag */
172 
SFR_16BIT(ADC12IE);                           /* ADC12 Interrupt Enable */
173 
SFR_16BIT(ADC12IV);                           /* ADC12 Interrupt Vector Word */
174 
 
175 
#define ADC12MEM_              (0x0140)       /* ADC12 Conversion Memory */
176 
#ifdef __ASM_HEADER__
177 
#define ADC12MEM               (ADC12MEM_)    /* ADC12 Conversion Memory (for assembler) */
178 
#else
179 
#define ADC12MEM               ((int*)        ADC12MEM_) /* ADC12 Conversion Memory (for C) */
180 
#endif
181 
SFR_16BIT(ADC12MEM0);                         /* ADC12 Conversion Memory 0 */
182 
SFR_16BIT(ADC12MEM1);                         /* ADC12 Conversion Memory 1 */
183 
SFR_16BIT(ADC12MEM2);                         /* ADC12 Conversion Memory 2 */
184 
SFR_16BIT(ADC12MEM3);                         /* ADC12 Conversion Memory 3 */
185 
SFR_16BIT(ADC12MEM4);                         /* ADC12 Conversion Memory 4 */
186 
SFR_16BIT(ADC12MEM5);                         /* ADC12 Conversion Memory 5 */
187 
SFR_16BIT(ADC12MEM6);                         /* ADC12 Conversion Memory 6 */
188 
SFR_16BIT(ADC12MEM7);                         /* ADC12 Conversion Memory 7 */
189 
SFR_16BIT(ADC12MEM8);                         /* ADC12 Conversion Memory 8 */
190 
SFR_16BIT(ADC12MEM9);                         /* ADC12 Conversion Memory 9 */
191 
SFR_16BIT(ADC12MEM10);                        /* ADC12 Conversion Memory 10 */
192 
SFR_16BIT(ADC12MEM11);                        /* ADC12 Conversion Memory 11 */
193 
SFR_16BIT(ADC12MEM12);                        /* ADC12 Conversion Memory 12 */
194 
SFR_16BIT(ADC12MEM13);                        /* ADC12 Conversion Memory 13 */
195 
SFR_16BIT(ADC12MEM14);                        /* ADC12 Conversion Memory 14 */
196 
SFR_16BIT(ADC12MEM15);                        /* ADC12 Conversion Memory 15 */
197 
 
198 
#define ADC12MCTL_             (0x0080)       /* ADC12 Memory Control */
199 
#ifdef __ASM_HEADER__
200 
#define ADC12MCTL              (ADC12MCTL_)   /* ADC12 Memory Control (for assembler) */
201 
#else
202 
#define ADC12MCTL              ((char*)       ADC12MCTL_) /* ADC12 Memory Control (for C) */
203 
#endif
204 
SFR_8BIT(ADC12MCTL0);                         /* ADC12 Memory Control 0 */
205 
SFR_8BIT(ADC12MCTL1);                         /* ADC12 Memory Control 1 */
206 
SFR_8BIT(ADC12MCTL2);                         /* ADC12 Memory Control 2 */
207 
SFR_8BIT(ADC12MCTL3);                         /* ADC12 Memory Control 3 */
208 
SFR_8BIT(ADC12MCTL4);                         /* ADC12 Memory Control 4 */
209 
SFR_8BIT(ADC12MCTL5);                         /* ADC12 Memory Control 5 */
210 
SFR_8BIT(ADC12MCTL6);                         /* ADC12 Memory Control 6 */
211 
SFR_8BIT(ADC12MCTL7);                         /* ADC12 Memory Control 7 */
212 
SFR_8BIT(ADC12MCTL8);                         /* ADC12 Memory Control 8 */
213 
SFR_8BIT(ADC12MCTL9);                         /* ADC12 Memory Control 9 */
214 
SFR_8BIT(ADC12MCTL10);                        /* ADC12 Memory Control 10 */
215 
SFR_8BIT(ADC12MCTL11);                        /* ADC12 Memory Control 11 */
216 
SFR_8BIT(ADC12MCTL12);                        /* ADC12 Memory Control 12 */
217 
SFR_8BIT(ADC12MCTL13);                        /* ADC12 Memory Control 13 */
218 
SFR_8BIT(ADC12MCTL14);                        /* ADC12 Memory Control 14 */
219 
SFR_8BIT(ADC12MCTL15);                        /* ADC12 Memory Control 15 */
220 
 
221 
/* ADC12CTL0 */
222 
#define ADC12SC                (0x001)        /* ADC12 Start Conversion */
223 
#define ENC                    (0x002)        /* ADC12 Enable Conversion */
224 
#define ADC12TOVIE             (0x004)        /* ADC12 Timer Overflow interrupt enable */
225 
#define ADC12OVIE              (0x008)        /* ADC12 Overflow interrupt enable */
226 
#define ADC12ON                (0x010)        /* ADC12 On/enable */
227 
#define REFON                  (0x020)        /* ADC12 Reference on */
228 
#define REF2_5V                (0x040)        /* ADC12 Ref 0:1.5V / 1:2.5V */
229 
#define MSC                    (0x080)        /* ADC12 Multiple SampleConversion */
230 
#define SHT00                  (0x0100)       /* ADC12 Sample Hold 0 Select 0 */
231 
#define SHT01                  (0x0200)       /* ADC12 Sample Hold 0 Select 1 */
232 
#define SHT02                  (0x0400)       /* ADC12 Sample Hold 0 Select 2 */
233 
#define SHT03                  (0x0800)       /* ADC12 Sample Hold 0 Select 3 */
234 
#define SHT10                  (0x1000)       /* ADC12 Sample Hold 0 Select 0 */
235 
#define SHT11                  (0x2000)       /* ADC12 Sample Hold 1 Select 1 */
236 
#define SHT12                  (0x4000)       /* ADC12 Sample Hold 2 Select 2 */
237 
#define SHT13                  (0x8000)       /* ADC12 Sample Hold 3 Select 3 */
238 
#define MSH                    (0x080)
239 
 
240 
#define SHT0_0                 (0*0x100u)     /* ADC12 Sample Hold 0 Select Bit: 0 */
241 
#define SHT0_1                 (1*0x100u)     /* ADC12 Sample Hold 0 Select Bit: 1 */
242 
#define SHT0_2                 (2*0x100u)     /* ADC12 Sample Hold 0 Select Bit: 2 */
243 
#define SHT0_3                 (3*0x100u)     /* ADC12 Sample Hold 0 Select Bit: 3 */
244 
#define SHT0_4                 (4*0x100u)     /* ADC12 Sample Hold 0 Select Bit: 4 */
245 
#define SHT0_5                 (5*0x100u)     /* ADC12 Sample Hold 0 Select Bit: 5 */
246 
#define SHT0_6                 (6*0x100u)     /* ADC12 Sample Hold 0 Select Bit: 6 */
247 
#define SHT0_7                 (7*0x100u)     /* ADC12 Sample Hold 0 Select Bit: 7 */
248 
#define SHT0_8                 (8*0x100u)     /* ADC12 Sample Hold 0 Select Bit: 8 */
249 
#define SHT0_9                 (9*0x100u)     /* ADC12 Sample Hold 0 Select Bit: 9 */
250 
#define SHT0_10                (10*0x100u)    /* ADC12 Sample Hold 0 Select Bit: 10 */
251 
#define SHT0_11                (11*0x100u)    /* ADC12 Sample Hold 0 Select Bit: 11 */
252 
#define SHT0_12                (12*0x100u)    /* ADC12 Sample Hold 0 Select Bit: 12 */
253 
#define SHT0_13                (13*0x100u)    /* ADC12 Sample Hold 0 Select Bit: 13 */
254 
#define SHT0_14                (14*0x100u)    /* ADC12 Sample Hold 0 Select Bit: 14 */
255 
#define SHT0_15                (15*0x100u)    /* ADC12 Sample Hold 0 Select Bit: 15 */
256 
 
257 
#define SHT1_0                 (0*0x1000u)    /* ADC12 Sample Hold 1 Select Bit: 0 */
258 
#define SHT1_1                 (1*0x1000u)    /* ADC12 Sample Hold 1 Select Bit: 1 */
259 
#define SHT1_2                 (2*0x1000u)    /* ADC12 Sample Hold 1 Select Bit: 2 */
260 
#define SHT1_3                 (3*0x1000u)    /* ADC12 Sample Hold 1 Select Bit: 3 */
261 
#define SHT1_4                 (4*0x1000u)    /* ADC12 Sample Hold 1 Select Bit: 4 */
262 
#define SHT1_5                 (5*0x1000u)    /* ADC12 Sample Hold 1 Select Bit: 5 */
263 
#define SHT1_6                 (6*0x1000u)    /* ADC12 Sample Hold 1 Select Bit: 6 */
264 
#define SHT1_7                 (7*0x1000u)    /* ADC12 Sample Hold 1 Select Bit: 7 */
265 
#define SHT1_8                 (8*0x1000u)    /* ADC12 Sample Hold 1 Select Bit: 8 */
266 
#define SHT1_9                 (9*0x1000u)    /* ADC12 Sample Hold 1 Select Bit: 9 */
267 
#define SHT1_10                (10*0x1000u)   /* ADC12 Sample Hold 1 Select Bit: 10 */
268 
#define SHT1_11                (11*0x1000u)   /* ADC12 Sample Hold 1 Select Bit: 11 */
269 
#define SHT1_12                (12*0x1000u)   /* ADC12 Sample Hold 1 Select Bit: 12 */
270 
#define SHT1_13                (13*0x1000u)   /* ADC12 Sample Hold 1 Select Bit: 13 */
271 
#define SHT1_14                (14*0x1000u)   /* ADC12 Sample Hold 1 Select Bit: 14 */
272 
#define SHT1_15                (15*0x1000u)   /* ADC12 Sample Hold 1 Select Bit: 15 */
273 
 
274 
/* ADC12CTL1 */
275 
#define ADC12BUSY              (0x0001)       /* ADC12 Busy */
276 
#define CONSEQ0                (0x0002)       /* ADC12 Conversion Sequence Select 0 */
277 
#define CONSEQ1                (0x0004)       /* ADC12 Conversion Sequence Select 1 */
278 
#define ADC12SSEL0             (0x0008)       /* ADC12 Clock Source Select 0 */
279 
#define ADC12SSEL1             (0x0010)       /* ADC12 Clock Source Select 1 */
280 
#define ADC12DIV0              (0x0020)       /* ADC12 Clock Divider Select 0 */
281 
#define ADC12DIV1              (0x0040)       /* ADC12 Clock Divider Select 1 */
282 
#define ADC12DIV2              (0x0080)       /* ADC12 Clock Divider Select 2 */
283 
#define ISSH                   (0x0100)       /* ADC12 Invert Sample Hold Signal */
284 
#define SHP                    (0x0200)       /* ADC12 Sample/Hold Pulse Mode */
285 
#define SHS0                   (0x0400)       /* ADC12 Sample/Hold Source 0 */
286 
#define SHS1                   (0x0800)       /* ADC12 Sample/Hold Source 1 */
287 
#define CSTARTADD0             (0x1000)       /* ADC12 Conversion Start Address 0 */
288 
#define CSTARTADD1             (0x2000)       /* ADC12 Conversion Start Address 1 */
289 
#define CSTARTADD2             (0x4000)       /* ADC12 Conversion Start Address 2 */
290 
#define CSTARTADD3             (0x8000)       /* ADC12 Conversion Start Address 3 */
291 
 
292 
#define CONSEQ_0               (0*2u)         /* ADC12 Conversion Sequence Select: 0 */
293 
#define CONSEQ_1               (1*2u)         /* ADC12 Conversion Sequence Select: 1 */
294 
#define CONSEQ_2               (2*2u)         /* ADC12 Conversion Sequence Select: 2 */
295 
#define CONSEQ_3               (3*2u)         /* ADC12 Conversion Sequence Select: 3 */
296 
#define ADC12SSEL_0            (0*8u)         /* ADC12 Clock Source Select: 0 */
297 
#define ADC12SSEL_1            (1*8u)         /* ADC12 Clock Source Select: 1 */
298 
#define ADC12SSEL_2            (2*8u)         /* ADC12 Clock Source Select: 2 */
299 
#define ADC12SSEL_3            (3*8u)         /* ADC12 Clock Source Select: 3 */
300 
#define ADC12DIV_0             (0*0x20u)      /* ADC12 Clock Divider Select: 0 */
301 
#define ADC12DIV_1             (1*0x20u)      /* ADC12 Clock Divider Select: 1 */
302 
#define ADC12DIV_2             (2*0x20u)      /* ADC12 Clock Divider Select: 2 */
303 
#define ADC12DIV_3             (3*0x20u)      /* ADC12 Clock Divider Select: 3 */
304 
#define ADC12DIV_4             (4*0x20u)      /* ADC12 Clock Divider Select: 4 */
305 
#define ADC12DIV_5             (5*0x20u)      /* ADC12 Clock Divider Select: 5 */
306 
#define ADC12DIV_6             (6*0x20u)      /* ADC12 Clock Divider Select: 6 */
307 
#define ADC12DIV_7             (7*0x20u)      /* ADC12 Clock Divider Select: 7 */
308 
#define SHS_0                  (0*0x400u)     /* ADC12 Sample/Hold Source: 0 */
309 
#define SHS_1                  (1*0x400u)     /* ADC12 Sample/Hold Source: 1 */
310 
#define SHS_2                  (2*0x400u)     /* ADC12 Sample/Hold Source: 2 */
311 
#define SHS_3                  (3*0x400u)     /* ADC12 Sample/Hold Source: 3 */
312 
#define CSTARTADD_0            (0*0x1000u)    /* ADC12 Conversion Start Address: 0 */
313 
#define CSTARTADD_1            (1*0x1000u)    /* ADC12 Conversion Start Address: 1 */
314 
#define CSTARTADD_2            (2*0x1000u)    /* ADC12 Conversion Start Address: 2 */
315 
#define CSTARTADD_3            (3*0x1000u)    /* ADC12 Conversion Start Address: 3 */
316 
#define CSTARTADD_4            (4*0x1000u)    /* ADC12 Conversion Start Address: 4 */
317 
#define CSTARTADD_5            (5*0x1000u)    /* ADC12 Conversion Start Address: 5 */
318 
#define CSTARTADD_6            (6*0x1000u)    /* ADC12 Conversion Start Address: 6 */
319 
#define CSTARTADD_7            (7*0x1000u)    /* ADC12 Conversion Start Address: 7 */
320 
#define CSTARTADD_8            (8*0x1000u)    /* ADC12 Conversion Start Address: 8 */
321 
#define CSTARTADD_9            (9*0x1000u)    /* ADC12 Conversion Start Address: 9 */
322 
#define CSTARTADD_10           (10*0x1000u)   /* ADC12 Conversion Start Address: 10 */
323 
#define CSTARTADD_11           (11*0x1000u)   /* ADC12 Conversion Start Address: 11 */
324 
#define CSTARTADD_12           (12*0x1000u)   /* ADC12 Conversion Start Address: 12 */
325 
#define CSTARTADD_13           (13*0x1000u)   /* ADC12 Conversion Start Address: 13 */
326 
#define CSTARTADD_14           (14*0x1000u)   /* ADC12 Conversion Start Address: 14 */
327 
#define CSTARTADD_15           (15*0x1000u)   /* ADC12 Conversion Start Address: 15 */
328 
 
329 
/* ADC12MCTLx */
330 
#define INCH0                  (0x0001)       /* ADC12 Input Channel Select Bit 0 */
331 
#define INCH1                  (0x0002)       /* ADC12 Input Channel Select Bit 1 */
332 
#define INCH2                  (0x0004)       /* ADC12 Input Channel Select Bit 2 */
333 
#define INCH3                  (0x0008)       /* ADC12 Input Channel Select Bit 3 */
334 
#define SREF0                  (0x0010)       /* ADC12 Select Reference Bit 0 */
335 
#define SREF1                  (0x0020)       /* ADC12 Select Reference Bit 1 */
336 
#define SREF2                  (0x0040)       /* ADC12 Select Reference Bit 2 */
337 
#define EOS                    (0x0080)       /* ADC12 End of Sequence */
338 
 
339 
#define INCH_0                 (0)            /* ADC12 Input Channel 0 */
340 
#define INCH_1                 (1)            /* ADC12 Input Channel 1 */
341 
#define INCH_2                 (2)            /* ADC12 Input Channel 2 */
342 
#define INCH_3                 (3)            /* ADC12 Input Channel 3 */
343 
#define INCH_4                 (4)            /* ADC12 Input Channel 4 */
344 
#define INCH_5                 (5)            /* ADC12 Input Channel 5 */
345 
#define INCH_6                 (6)            /* ADC12 Input Channel 6 */
346 
#define INCH_7                 (7)            /* ADC12 Input Channel 7 */
347 
#define INCH_8                 (8)            /* ADC12 Input Channel 8 */
348 
#define INCH_9                 (9)            /* ADC12 Input Channel 9 */
349 
#define INCH_10                (10)           /* ADC12 Input Channel 10 */
350 
#define INCH_11                (11)           /* ADC12 Input Channel 11 */
351 
#define INCH_12                (12)           /* ADC12 Input Channel 12 */
352 
#define INCH_13                (13)           /* ADC12 Input Channel 13 */
353 
#define INCH_14                (14)           /* ADC12 Input Channel 14 */
354 
#define INCH_15                (15)           /* ADC12 Input Channel 15 */
355 
 
356 
#define SREF_0                 (0*0x10u)      /* ADC12 Select Reference 0 */
357 
#define SREF_1                 (1*0x10u)      /* ADC12 Select Reference 1 */
358 
#define SREF_2                 (2*0x10u)      /* ADC12 Select Reference 2 */
359 
#define SREF_3                 (3*0x10u)      /* ADC12 Select Reference 3 */
360 
#define SREF_4                 (4*0x10u)      /* ADC12 Select Reference 4 */
361 
#define SREF_5                 (5*0x10u)      /* ADC12 Select Reference 5 */
362 
#define SREF_6                 (6*0x10u)      /* ADC12 Select Reference 6 */
363 
#define SREF_7                 (7*0x10u)      /* ADC12 Select Reference 7 */
364 
 
365 
/* ADC12IV Definitions */
366 
#define ADC12IV_NONE           (0x0000)       /* No Interrupt pending */
367 
#define ADC12IV_ADC12OVIFG     (0x0002)       /* ADC12OVIFG */
368 
#define ADC12IV_ADC12TOVIFG    (0x0004)       /* ADC12TOVIFG */
369 
#define ADC12IV_ADC12IFG0      (0x0006)       /* ADC12IFG0 */
370 
#define ADC12IV_ADC12IFG1      (0x0008)       /* ADC12IFG1 */
371 
#define ADC12IV_ADC12IFG2      (0x000A)       /* ADC12IFG2 */
372 
#define ADC12IV_ADC12IFG3      (0x000C)       /* ADC12IFG3 */
373 
#define ADC12IV_ADC12IFG4      (0x000E)       /* ADC12IFG4 */
374 
#define ADC12IV_ADC12IFG5      (0x0010)       /* ADC12IFG5 */
375 
#define ADC12IV_ADC12IFG6      (0x0012)       /* ADC12IFG6 */
376 
#define ADC12IV_ADC12IFG7      (0x0014)       /* ADC12IFG7 */
377 
#define ADC12IV_ADC12IFG8      (0x0016)       /* ADC12IFG8 */
378 
#define ADC12IV_ADC12IFG9      (0x0018)       /* ADC12IFG9 */
379 
#define ADC12IV_ADC12IFG10     (0x001A)       /* ADC12IFG10 */
380 
#define ADC12IV_ADC12IFG11     (0x001C)       /* ADC12IFG11 */
381 
#define ADC12IV_ADC12IFG12     (0x001E)       /* ADC12IFG12 */
382 
#define ADC12IV_ADC12IFG13     (0x0020)       /* ADC12IFG13 */
383 
#define ADC12IV_ADC12IFG14     (0x0022)       /* ADC12IFG14 */
384 
#define ADC12IV_ADC12IFG15     (0x0024)       /* ADC12IFG15 */
385 
 
386 
/************************************************************
387 
* BASIC TIMER with Real Time Clock
388 
************************************************************/
389 
#define __MSP430_HAS_BT_RTC__                 /* Definition to show that Module is available */
390 
 
391 
SFR_8BIT(BTCTL);                              /* Basic Timer Control */
392 
SFR_8BIT(RTCCTL);                             /* Real Time Clock Control */
393 
SFR_8BIT(RTCNT1);                             /* Real Time Counter 1 */
394 
SFR_8BIT(RTCNT2);                             /* Real Time Counter 2 */
395 
SFR_8BIT(RTCNT3);                             /* Real Time Counter 3 */
396 
SFR_8BIT(RTCNT4);                             /* Real Time Counter 4 */
397 
SFR_8BIT(BTCNT1);                             /* Basic Timer Count 1 */
398 
SFR_8BIT(BTCNT2);                             /* Basic Timer Count 2 */
399 
SFR_8BIT(RTCDAY);                             /* Real Time Clock Day */
400 
SFR_8BIT(RTCMON);                             /* Real Time Clock Month */
401 
SFR_8BIT(RTCYEARL);                           /* Real Time Clock Year (Low Byte) */
402 
SFR_8BIT(RTCYEARH);                           /* Real Time Clock Year (High Byte) */
403 
#define RTCSEC                 RTCNT1
404 
#define RTCMIN                 RTCNT2
405 
#define RTCHOUR                RTCNT3
406 
#define RTCDOW                 RTCNT4
407 
 
408 
SFR_16BIT(RTCTL);                             /* Basic/Real Timer Control */
409 
SFR_16BIT(RTCTIM0);                           /* Real Time Clock Time 0 */
410 
SFR_16BIT(RTCTIM1);                           /* Real Time Clock Time 1 */
411 
SFR_16BIT(BTCNT12);                           /* Basic Timer Count 1/2 */
412 
SFR_16BIT(RTCDATE);                           /* Real Time Clock Date */
413 
SFR_16BIT(RTCYEAR);                           /* Real Time Clock Year */
414 
#define RTCNT12                RTCTIM0
415 
#define RTCNT34                RTCTIM1
416 
 
417 
#define BTSSEL                 (0x80)         /* fBT = fMCLK (main clock) */
418 
#define BTHOLD                 (0x40)         /* BT1 is held if this bit is set */
419 
#define BTDIV                  (0x20)         /* fCLK2 = ACLK:256 */
420 
//#define res               (0x10)
421 
//#define res               (0x08)
422 
#define BTIP2                  (0x04)
423 
#define BTIP1                  (0x02)
424 
#define BTIP0                  (0x01)
425 
 
426 
#define RTCBCD                 (0x80)         /* RTC BCD Select */
427 
#define RTCHOLD                (0x40)         /* RTC Hold */
428 
#define RTCMODE1               (0x20)         /* RTC Mode 1 */
429 
#define RTCMODE0               (0x10)         /* RTC Mode 0 */
430 
#define RTCTEV1                (0x08)         /* RTC Time Event 1 */
431 
#define RTCTEV0                (0x04)         /* RTC Time Event 0 */
432 
#define RTCIE                  (0x02)         /* RTC Interrupt Enable */
433 
#define RTCFG                  (0x01)         /* RTC Event Flag */
434 
 
435 
#define RTCTEV_0               (0x00)         /* RTC Time Event: 0 */
436 
#define RTCTEV_1               (0x04)         /* RTC Time Event: 1 */
437 
#define RTCTEV_2               (0x08)         /* RTC Time Event: 2 */
438 
#define RTCTEV_3               (0x0C)         /* RTC Time Event: 3 */
439 
#define RTCMODE_0              (0x00)         /* RTC Mode: 0 */
440 
#define RTCMODE_1              (0x10)         /* RTC Mode: 1 */
441 
#define RTCMODE_2              (0x20)         /* RTC Mode: 2 */
442 
#define RTCMODE_3              (0x30)         /* RTC Mode: 3 */
443 
 
444 
/* Frequency of the BTCNT2 coded with Bit 5 and 7 in BTCTL */
445 
#define BT_fCLK2_ACLK          (0x00)
446 
#define BT_fCLK2_ACLK_DIV256   (BTDIV)
447 
#define BT_fCLK2_MCLK          (BTSSEL)
448 
 
449 
/* Interrupt interval time fINT coded with Bits 0-2 in BTCTL */
450 
#define BT_fCLK2_DIV2          (0x00)         /* fINT = fCLK2:2 (default) */
451 
#define BT_fCLK2_DIV4          (BTIP0)        /* fINT = fCLK2:4 */
452 
#define BT_fCLK2_DIV8          (BTIP1)        /* fINT = fCLK2:8 */
453 
#define BT_fCLK2_DIV16         (BTIP1+BTIP0)  /* fINT = fCLK2:16 */
454 
#define BT_fCLK2_DIV32         (BTIP2)        /* fINT = fCLK2:32 */
455 
#define BT_fCLK2_DIV64         (BTIP2+BTIP0)  /* fINT = fCLK2:64 */
456 
#define BT_fCLK2_DIV128        (BTIP2+BTIP1)  /* fINT = fCLK2:128 */
457 
#define BT_fCLK2_DIV256     (BTIP2+BTIP1+BTIP0)       /* fINT = fCLK2:256 */
458 
 
459 
/* with assumed vlues of fACLK=32KHz, fMCLK=1MHz */
460 
/* fBT=fACLK is thought for longer interval times */
461 
#define BT_ADLY_0_064          (0x00)         /* 0.064ms interval (default) */
462 
#define BT_ADLY_0_125          (BTIP0)        /* 0.125ms    " */
463 
#define BT_ADLY_0_25           (BTIP1)        /* 0.25ms     " */
464 
#define BT_ADLY_0_5            (BTIP1+BTIP0)  /* 0.5ms      " */
465 
#define BT_ADLY_1              (BTIP2)        /* 1ms        " */
466 
#define BT_ADLY_2              (BTIP2+BTIP0)  /* 2ms        " */
467 
#define BT_ADLY_4              (BTIP2+BTIP1)  /* 4ms        " */
468 
#define BT_ADLY_8           (BTIP2+BTIP1+BTIP0)       /* 8ms        " */
469 
#define BT_ADLY_16             (BTDIV)        /* 16ms       " */
470 
#define BT_ADLY_32             (BTDIV+BTIP0)  /* 32ms       " */
471 
#define BT_ADLY_64             (BTDIV+BTIP1)  /* 64ms       " */
472 
#define BT_ADLY_125         (BTDIV+BTIP1+BTIP0)       /* 125ms      " */
473 
#define BT_ADLY_250            (BTDIV+BTIP2)  /* 250ms      " */
474 
#define BT_ADLY_500         (BTDIV+BTIP2+BTIP0)       /* 500ms      " */
475 
#define BT_ADLY_1000        (BTDIV+BTIP2+BTIP1)       /* 1000ms     " */
476 
#define BT_ADLY_2000        (BTDIV+BTIP2+BTIP1+BTIP0) /* 2000ms     " */
477 
/* fCLK2=fMCLK (1MHz) is thought for short interval times */
478 
/* the timing for short intervals is more precise than ACLK */
479 
/* NOTE */
480 
/* Be sure that the SCFQCTL-Register is set to 01Fh so that fMCLK=1MHz */
481 
/* Too low interval time results in interrupts too frequent for the processor to handle! */
482 
#define BT_MDLY_0_002          (BTSSEL)       /* 0.002ms interval       *** interval times */
483 
#define BT_MDLY_0_004          (BTSSEL+BTIP0) /* 0.004ms    "           *** too short for */
484 
#define BT_MDLY_0_008          (BTSSEL+BTIP1) /* 0.008ms    "           *** interrupt */
485 
#define BT_MDLY_0_016       (BTSSEL+BTIP1+BTIP0)      /* 0.016ms    "           *** handling */
486 
#define BT_MDLY_0_032          (BTSSEL+BTIP2) /* 0.032ms    " */
487 
#define BT_MDLY_0_064       (BTSSEL+BTIP2+BTIP0)      /* 0.064ms    " */
488 
#define BT_MDLY_0_125       (BTSSEL+BTIP2+BTIP1)      /* 0.125ms    " */
489 
#define BT_MDLY_0_25        (BTSSEL+BTIP2+BTIP1+BTIP0)/* 0.25ms     " */
490 
 
491 
/* Hold coded with Bits 6-7 in BT(1)CTL */
492 
/* this is for BT */
493 
#define BTHOLD_CNT1            (BTHOLD)       /* BTCNT1 is held while BTHOLD is set */
494 
#define BTHOLD_CNT1_2          (BTHOLD+BTDIV) /* BT1CNT1 .AND. BT1CNT2 are held while ~ is set */
495 
 
496 
/* INTERRUPT CONTROL BITS */
497 
/* #define BTIE                0x80 */
498 
/* #define BTIFG               0x80 */
499 
 
500 
/************************************************************
501 
* Comparator A
502 
************************************************************/
503 
#define __MSP430_HAS_COMPA__                  /* Definition to show that Module is available */
504 
 
505 
SFR_8BIT(CACTL1);                             /* Comparator A Control 1 */
506 
SFR_8BIT(CACTL2);                             /* Comparator A Control 2 */
507 
SFR_8BIT(CAPD);                               /* Comparator A Port Disable */
508 
 
509 
#define CAIFG                  (0x01)         /* Comp. A Interrupt Flag */
510 
#define CAIE                   (0x02)         /* Comp. A Interrupt Enable */
511 
#define CAIES                  (0x04)         /* Comp. A Int. Edge Select: 0:rising / 1:falling */
512 
#define CAON                   (0x08)         /* Comp. A enable */
513 
#define CAREF0                 (0x10)         /* Comp. A Internal Reference Select 0 */
514 
#define CAREF1                 (0x20)         /* Comp. A Internal Reference Select 1 */
515 
#define CARSEL                 (0x40)         /* Comp. A Internal Reference Enable */
516 
#define CAEX                   (0x80)         /* Comp. A Exchange Inputs */
517 
 
518 
#define CAREF_0                (0x00)         /* Comp. A Int. Ref. Select 0 : Off */
519 
#define CAREF_1                (0x10)         /* Comp. A Int. Ref. Select 1 : 0.25*Vcc */
520 
#define CAREF_2                (0x20)         /* Comp. A Int. Ref. Select 2 : 0.5*Vcc */
521 
#define CAREF_3                (0x30)         /* Comp. A Int. Ref. Select 3 : Vt*/
522 
 
523 
#define CAOUT                  (0x01)         /* Comp. A Output */
524 
#define CAF                    (0x02)         /* Comp. A Enable Output Filter */
525 
#define P2CA0                  (0x04)         /* Comp. A Connect External Signal to CA0 : 1 */
526 
#define P2CA1                  (0x08)         /* Comp. A Connect External Signal to CA1 : 1 */
527 
#define CACTL24                (0x10)
528 
#define CACTL25                (0x20)
529 
#define CACTL26                (0x40)
530 
#define CACTL27                (0x80)
531 
 
532 
#define CAPD0                  (0x01)         /* Comp. A Disable Input Buffer of Port Register .0 */
533 
#define CAPD1                  (0x02)         /* Comp. A Disable Input Buffer of Port Register .1 */
534 
#define CAPD2                  (0x04)         /* Comp. A Disable Input Buffer of Port Register .2 */
535 
#define CAPD3                  (0x08)         /* Comp. A Disable Input Buffer of Port Register .3 */
536 
#define CAPD4                  (0x10)         /* Comp. A Disable Input Buffer of Port Register .4 */
537 
#define CAPD5                  (0x20)         /* Comp. A Disable Input Buffer of Port Register .5 */
538 
#define CAPD6                  (0x40)         /* Comp. A Disable Input Buffer of Port Register .6 */
539 
#define CAPD7                  (0x80)         /* Comp. A Disable Input Buffer of Port Register .7 */
540 
 
541 
/************************************************************
542 
* DAC12
543 
************************************************************/
544 
#define __MSP430_HAS_DAC12_2__                /* Definition to show that Module is available */
545 
 
546 
SFR_16BIT(DAC12_0CTL);                        /* DAC12_0 Control */
547 
SFR_16BIT(DAC12_1CTL);                        /* DAC12_1 Control */
548 
 
549 
#define DAC12GRP               (0x0001)       /* DAC12 group */
550 
#define DAC12ENC               (0x0002)       /* DAC12 enable conversion */
551 
#define DAC12IFG               (0x0004)       /* DAC12 interrupt flag */
552 
#define DAC12IE                (0x0008)       /* DAC12 interrupt enable */
553 
#define DAC12DF                (0x0010)       /* DAC12 data format */
554 
#define DAC12AMP0              (0x0020)       /* DAC12 amplifier bit 0 */
555 
#define DAC12AMP1              (0x0040)       /* DAC12 amplifier bit 1 */
556 
#define DAC12AMP2              (0x0080)       /* DAC12 amplifier bit 2 */
557 
#define DAC12IR                (0x0100)       /* DAC12 input reference and output range */
558 
#define DAC12CALON             (0x0200)       /* DAC12 calibration */
559 
#define DAC12LSEL0             (0x0400)       /* DAC12 load select bit 0 */
560 
#define DAC12LSEL1             (0x0800)       /* DAC12 load select bit 1 */
561 
#define DAC12RES               (0x1000)       /* DAC12 resolution */
562 
#define DAC12SREF0             (0x2000)       /* DAC12 reference bit 0 */
563 
#define DAC12SREF1             (0x4000)       /* DAC12 reference bit 1 */
564 
#define DAC12OPS               (0x8000)       /* DAC12 Operation Amp. */
565 
 
566 
#define DAC12AMP_0             (0*0x0020u)    /* DAC12 amplifier 0: off,    3-state */
567 
#define DAC12AMP_1             (1*0x0020u)    /* DAC12 amplifier 1: off,    off */
568 
#define DAC12AMP_2             (2*0x0020u)    /* DAC12 amplifier 2: low,    low */
569 
#define DAC12AMP_3             (3*0x0020u)    /* DAC12 amplifier 3: low,    medium */
570 
#define DAC12AMP_4             (4*0x0020u)    /* DAC12 amplifier 4: low,    high */
571 
#define DAC12AMP_5             (5*0x0020u)    /* DAC12 amplifier 5: medium, medium */
572 
#define DAC12AMP_6             (6*0x0020u)    /* DAC12 amplifier 6: medium, high */
573 
#define DAC12AMP_7             (7*0x0020u)    /* DAC12 amplifier 7: high,   high */
574 
 
575 
#define DAC12LSEL_0            (0*0x0400u)    /* DAC12 load select 0: direct */
576 
#define DAC12LSEL_1            (1*0x0400u)    /* DAC12 load select 1: latched with DAT */
577 
#define DAC12LSEL_2            (2*0x0400u)    /* DAC12 load select 2: latched with pos. Timer_A3.OUT1 */
578 
#define DAC12LSEL_3            (3*0x0400u)    /* DAC12 load select 3: latched with pos. Timer_B7.OUT1 */
579 
 
580 
#define DAC12SREF_0            (0*0x2000u)    /* DAC12 reference 0: Vref+ */
581 
#define DAC12SREF_1            (1*0x2000u)    /* DAC12 reference 1: Vref+ */
582 
#define DAC12SREF_2            (2*0x2000u)    /* DAC12 reference 2: Veref+ */
583 
#define DAC12SREF_3            (3*0x2000u)    /* DAC12 reference 3: Veref+ */
584 
 
585 
SFR_16BIT(DAC12_0DAT);                        /* DAC12_0 Data */
586 
SFR_16BIT(DAC12_1DAT);                        /* DAC12_1 Data */
587 
/************************************************************
588 
* DMA_X
589 
************************************************************/
590 
#define __MSP430_HAS_DMAX_3__                 /* Definition to show that Module is available */
591 
 
592 
SFR_16BIT(DMACTL0);                           /* DMA Module Control 0 */
593 
#define DMA0TSEL0              (0x0001)       /* DMA channel 0 transfer select bit 0 */
594 
#define DMA0TSEL1              (0x0002)       /* DMA channel 0 transfer select bit 1 */
595 
#define DMA0TSEL2              (0x0004)       /* DMA channel 0 transfer select bit 2 */
596 
#define DMA0TSEL3              (0x0008)       /* DMA channel 0 transfer select bit 3 */
597 
#define DMA1TSEL0              (0x0010)       /* DMA channel 1 transfer select bit 0 */
598 
#define DMA1TSEL1              (0x0020)       /* DMA channel 1 transfer select bit 1 */
599 
#define DMA1TSEL2              (0x0040)       /* DMA channel 1 transfer select bit 2 */
600 
#define DMA1TSEL3              (0x0080)       /* DMA channel 1 transfer select bit 3 */
601 
#define DMA2TSEL0              (0x0100)       /* DMA channel 2 transfer select bit 0 */
602 
#define DMA2TSEL1              (0x0200)       /* DMA channel 2 transfer select bit 1 */
603 
#define DMA2TSEL2              (0x0400)       /* DMA channel 2 transfer select bit 2 */
604 
#define DMA2TSEL3              (0x0800)       /* DMA channel 2 transfer select bit 3 */
605 
 
606 
#define DMA0TSEL_0             (0*0x0001u)    /* DMA channel 0 transfer select 0:  DMA_REQ (sw)*/
607 
#define DMA0TSEL_1             (1*0x0001u)    /* DMA channel 0 transfer select 1:  Timer_A (TACCR2.IFG) */
608 
#define DMA0TSEL_2             (2*0x0001u)    /* DMA channel 0 transfer select 2:  Timer_B (TBCCR2.IFG) */
609 
#define DMA0TSEL_3             (3*0x0001u)    /* DMA channel 0 transfer select 3:  USCIA receive */
610 
#define DMA0TSEL_4             (4*0x0001u)    /* DMA channel 0 transfer select 4:  USCIA transmit */
611 
#define DMA0TSEL_5             (5*0x0001u)    /* DMA channel 0 transfer select 5:  DAC12_0CTL.DAC12IFG */
612 
#define DMA0TSEL_6             (6*0x0001u)    /* DMA channel 0 transfer select 6:  ADC12 (ADC12IFG) */
613 
#define DMA0TSEL_7             (7*0x0001u)    /* DMA channel 0 transfer select 7:  Timer_A (TACCR0.IFG) */
614 
#define DMA0TSEL_8             (8*0x0001u)    /* DMA channel 0 transfer select 8:  Timer_B (TBCCR0.IFG) */
615 
#define DMA0TSEL_9             (9*0x0001u)    /* DMA channel 0 transfer select 9:  UART1 receive */
616 
#define DMA0TSEL_10            (10*0x0001u)   /* DMA channel 0 transfer select 10: UART1 transmit */
617 
#define DMA0TSEL_11            (11*0x0001u)   /* DMA channel 0 transfer select 11: Multiplier ready */
618 
#define DMA0TSEL_12            (12*0x0001u)   /* DMA channel 0 transfer select 12: USCIB receive */
619 
#define DMA0TSEL_13            (13*0x0001u)   /* DMA channel 0 transfer select 13: USCIB transmit */
620 
#define DMA0TSEL_14            (14*0x0001u)   /* DMA channel 0 transfer select 14: previous DMA channel DMA2IFG */
621 
#define DMA0TSEL_15            (15*0x0001u)   /* DMA channel 0 transfer select 15: ext. Trigger (DMAE0) */
622 
 
623 
#define DMA1TSEL_0             (0*0x0010u)    /* DMA channel 1 transfer select 0:  DMA_REQ */
624 
#define DMA1TSEL_1             (1*0x0010u)    /* DMA channel 1 transfer select 1:  Timer_A CCRIFG.2 */
625 
#define DMA1TSEL_2             (2*0x0010u)    /* DMA channel 1 transfer select 2:  Timer_B CCRIFG.2 */
626 
#define DMA1TSEL_3             (3*0x0010u)    /* DMA channel 1 transfer select 3:  USCIA receive */
627 
#define DMA1TSEL_4             (4*0x0010u)    /* DMA channel 1 transfer select 4:  USCIA transmit */
628 
#define DMA1TSEL_5             (5*0x0010u)    /* DMA channel 1 transfer select 5:  DAC12.0IFG */
629 
#define DMA1TSEL_6             (6*0x0010u)    /* DMA channel 1 transfer select 6:  ADC12 (ADC12IFG) */
630 
#define DMA1TSEL_7             (7*0x0010u)    /* DMA channel 1 transfer select 7:  Timer_A (TACCR0.IFG) */
631 
#define DMA1TSEL_8             (8*0x0010u)    /* DMA channel 1 transfer select 8:  Timer_B (TBCCR0.IFG) */
632 
#define DMA1TSEL_9             (9*0x0010u)    /* DMA channel 1 transfer select 9:  UART1 receive */
633 
#define DMA1TSEL_10            (10*0x0010u)   /* DMA channel 1 transfer select 10: UART1 transmit */
634 
#define DMA1TSEL_11            (11*0x0010u)   /* DMA channel 1 transfer select 11: Multiplier ready */
635 
#define DMA1TSEL_12            (12*0x0010u)   /* DMA channel 1 transfer select 12: USCIB receive */
636 
#define DMA1TSEL_13            (13*0x0010u)   /* DMA channel 1 transfer select 13: USCIB transmit */
637 
#define DMA1TSEL_14            (14*0x0010u)   /* DMA channel 1 transfer select 14: previous DMA channel DMA0IFG */
638 
#define DMA1TSEL_15            (15*0x0010u)   /* DMA channel 1 transfer select 15: ext. Trigger (DMAE0) */
639 
 
640 
#define DMA2TSEL_0             (0*0x0100u)    /* DMA channel 2 transfer select 0:  DMA_REQ */
641 
#define DMA2TSEL_1             (1*0x0100u)    /* DMA channel 2 transfer select 1:  Timer_A CCRIFG.2 */
642 
#define DMA2TSEL_2             (2*0x0100u)    /* DMA channel 2 transfer select 2:  Timer_B CCRIFG.2 */
643 
#define DMA2TSEL_3             (3*0x0100u)    /* DMA channel 2 transfer select 3:  USCIA receive */
644 
#define DMA2TSEL_4             (4*0x0100u)    /* DMA channel 2 transfer select 4:  USCIA transmit */
645 
#define DMA2TSEL_5             (5*0x0100u)    /* DMA channel 2 transfer select 5:  DAC12.0IFG */
646 
#define DMA2TSEL_6             (6*0x0100u)    /* DMA channel 2 transfer select 6:  ADC12 (ADC12IFG) */
647 
#define DMA2TSEL_7             (7*0x0100u)    /* DMA channel 2 transfer select 7:  Timer_A (TACCR0.IFG) */
648 
#define DMA2TSEL_8             (8*0x0100u)    /* DMA channel 2 transfer select 8:  Timer_B (TBCCR0.IFG) */
649 
#define DMA2TSEL_9             (9*0x0100u)    /* DMA channel 2 transfer select 9:  UART1 receive */
650 
#define DMA2TSEL_10            (10*0x0100u)   /* DMA channel 2 transfer select 10: UART1 transmit */
651 
#define DMA2TSEL_11            (11*0x0100u)   /* DMA channel 2 transfer select 11: Multiplier ready */
652 
#define DMA2TSEL_12            (12*0x0100u)   /* DMA channel 2 transfer select 12: USCIB receive */
653 
#define DMA2TSEL_13            (13*0x0100u)   /* DMA channel 2 transfer select 13: USCIB transmit */
654 
#define DMA2TSEL_14            (14*0x0100u)   /* DMA channel 2 transfer select 14: previous DMA channel DMA1IFG */
655 
#define DMA2TSEL_15            (15*0x0100u)   /* DMA channel 2 transfer select 15: ext. Trigger (DMAE0) */
656 
 
657 
SFR_16BIT(DMACTL1);                           /* DMA Module Control 1 */
658 
#define ENNMI                  (0x0001)       /* Enable NMI interruption of DMA */
659 
#define ROUNDROBIN             (0x0002)       /* Round-Robin DMA channel priorities */
660 
#define DMAONFETCH             (0x0004)       /* DMA transfer on instruction fetch */
661 
 
662 
SFR_16BIT(DMAIV);                             /* DMA Interrupt Vector Word */
663 
SFR_16BIT(DMA0CTL);                           /* DMA Channel 0 Control */
664 
SFR_16BIT(DMA1CTL);                           /* DMA Channel 1 Control */
665 
SFR_16BIT(DMA2CTL);                           /* DMA Channel 2 Control */
666 
 
667 
#define DMAREQ                 (0x0001)       /* Initiate DMA transfer with DMATSEL */
668 
#define DMAABORT               (0x0002)       /* DMA transfer aborted by NMI */
669 
#define DMAIE                  (0x0004)       /* DMA interrupt enable */
670 
#define DMAIFG                 (0x0008)       /* DMA interrupt flag */
671 
#define DMAEN                  (0x0010)       /* DMA enable */
672 
#define DMALEVEL               (0x0020)       /* DMA level sensitive trigger select */
673 
#define DMASRCBYTE             (0x0040)       /* DMA source byte */
674 
#define DMADSTBYTE             (0x0080)       /* DMA destination byte */
675 
#define DMASRCINCR0            (0x0100)       /* DMA source increment bit 0 */
676 
#define DMASRCINCR1            (0x0200)       /* DMA source increment bit 1 */
677 
#define DMADSTINCR0            (0x0400)       /* DMA destination increment bit 0 */
678 
#define DMADSTINCR1            (0x0800)       /* DMA destination increment bit 1 */
679 
#define DMADT0                 (0x1000)       /* DMA transfer mode bit 0 */
680 
#define DMADT1                 (0x2000)       /* DMA transfer mode bit 1 */
681 
#define DMADT2                 (0x4000)       /* DMA transfer mode bit 2 */
682 
 
683 
#define DMASWDW                (0*0x0040u)    /* DMA transfer: source word to destination word */
684 
#define DMASBDW                (1*0x0040u)    /* DMA transfer: source byte to destination word */
685 
#define DMASWDB                (2*0x0040u)    /* DMA transfer: source word to destination byte */
686 
#define DMASBDB                (3*0x0040u)    /* DMA transfer: source byte to destination byte */
687 
 
688 
#define DMASRCINCR_0           (0*0x0100u)    /* DMA source increment 0: source address unchanged */
689 
#define DMASRCINCR_1           (1*0x0100u)    /* DMA source increment 1: source address unchanged */
690 
#define DMASRCINCR_2           (2*0x0100u)    /* DMA source increment 2: source address decremented */
691 
#define DMASRCINCR_3           (3*0x0100u)    /* DMA source increment 3: source address incremented */
692 
 
693 
#define DMADSTINCR_0           (0*0x0400u)    /* DMA destination increment 0: destination address unchanged */
694 
#define DMADSTINCR_1           (1*0x0400u)    /* DMA destination increment 1: destination address unchanged */
695 
#define DMADSTINCR_2           (2*0x0400u)    /* DMA destination increment 2: destination address decremented */
696 
#define DMADSTINCR_3           (3*0x0400u)    /* DMA destination increment 3: destination address incremented */
697 
 
698 
#define DMADT_0                (0*0x1000u)    /* DMA transfer mode 0: single */
699 
#define DMADT_1                (1*0x1000u)    /* DMA transfer mode 1: block */
700 
#define DMADT_2                (2*0x1000u)    /* DMA transfer mode 2: interleaved */
701 
#define DMADT_3                (3*0x1000u)    /* DMA transfer mode 3: interleaved */
702 
#define DMADT_4                (4*0x1000u)    /* DMA transfer mode 4: single, repeat */
703 
#define DMADT_5                (5*0x1000u)    /* DMA transfer mode 5: block, repeat */
704 
#define DMADT_6                (6*0x1000u)    /* DMA transfer mode 6: interleaved, repeat */
705 
#define DMADT_7                (7*0x1000u)    /* DMA transfer mode 7: interleaved, repeat */
706 
 
707 
SFR_20BIT(DMA0SA);                            /* DMA Channel 0 Source Address */
708 
SFR_16BIT(DMA0SAL);                           /* DMA Channel 0 Source Address */
709 
SFR_20BIT(DMA0DA);                            /* DMA Channel 0 Destination Address */
710 
SFR_16BIT(DMA0DAL);                           /* DMA Channel 0 Destination Address */
711 
SFR_16BIT(DMA0SZ);                            /* DMA Channel 0 Transfer Size */
712 
SFR_20BIT(DMA1SA);                            /* DMA Channel 1 Source Address */
713 
SFR_16BIT(DMA1SAL);                           /* DMA Channel 1 Source Address */
714 
SFR_20BIT(DMA1DA);                            /* DMA Channel 1 Destination Address */
715 
SFR_16BIT(DMA1DAL);                           /* DMA Channel 1 Destination Address */
716 
SFR_16BIT(DMA1SZ);                            /* DMA Channel 1 Transfer Size */
717 
SFR_20BIT(DMA2SA);                            /* DMA Channel 2 Source Address */
718 
SFR_16BIT(DMA2SAL);                           /* DMA Channel 2 Source Address */
719 
SFR_20BIT(DMA2DA);                            /* DMA Channel 2 Destination Address */
720 
SFR_16BIT(DMA2DAL);                           /* DMA Channel 2 Destination Address */
721 
SFR_16BIT(DMA2SZ);                            /* DMA Channel 2 Transfer Size */
722 
 
723 
/* DMAIV Definitions */
724 
#define DMAIV_NONE             (0x0000)       /* No Interrupt pending */
725 
#define DMAIV_DMA0IFG          (0x0002)       /* DMA0IFG */
726 
#define DMAIV_DMA1IFG          (0x0004)       /* DMA1IFG */
727 
#define DMAIV_DMA2IFG          (0x0006)       /* DMA2IFG */
728 
 
729 
/*************************************************************
730 
* Flash Memory
731 
*************************************************************/
732 
#define __MSP430_HAS_FLASH__                  /* Definition to show that Module is available */
733 
#define __MSP430_HAS_2FLASH_IP__                /* Definition to show that Module is available */
734 
 
735 
SFR_16BIT(FCTL1);                             /* FLASH Control 1 */
736 
SFR_16BIT(FCTL2);                             /* FLASH Control 2 */
737 
SFR_16BIT(FCTL3);                             /* FLASH Control 3 */
738 
 
739 
#define FRKEY                  (0x9600)       /* Flash key returned by read */
740 
#define FWKEY                  (0xA500)       /* Flash key for write */
741 
#define FXKEY                  (0x3300)       /* for use with XOR instruction */
742 
 
743 
#define ERASE                  (0x0002)       /* Enable bit for Flash segment erase */
744 
#define MERAS                  (0x0004)       /* Enable bit for Flash mass erase */
745 
#define GMERAS                 (0x0008)       /* Enable bit for Flash global mass erase */
746 
#define CPUEX                  (0x0010)       /* Enable bit for CPU Execution during Flash write/erase */
747 
#define WRT                    (0x0040)       /* Enable bit for Flash write */
748 
#define BLKWRT                 (0x0080)       /* Enable bit for Flash segment write */
749 
#define SEGWRT                 (0x0080)       /* old definition */ /* Enable bit for Flash segment write */
750 
 
751 
#define FN0                    (0x0001)       /* Divide Flash clock by 1 to 64 using FN0 to FN5 according to: */
752 
#define FN1                    (0x0002)       /*  32*FN5 + 16*FN4 + 8*FN3 + 4*FN2 + 2*FN1 + FN0 + 1 */
753 
#ifndef FN2
754 
#define FN2                    (0x0004)
755 
#endif
756 
#ifndef FN3
757 
#define FN3                    (0x0008)
758 
#endif
759 
#ifndef FN4
760 
#define FN4                    (0x0010)
761 
#endif
762 
#define FN5                    (0x0020)
763 
#define FSSEL0                 (0x0040)       /* Flash clock select 0 */        /* to distinguish from USART SSELx */
764 
#define FSSEL1                 (0x0080)       /* Flash clock select 1 */
765 
 
766 
#define FSSEL_0                (0x0000)       /* Flash clock select: 0 - ACLK */
767 
#define FSSEL_1                (0x0040)       /* Flash clock select: 1 - MCLK */
768 
#define FSSEL_2                (0x0080)       /* Flash clock select: 2 - SMCLK */
769 
#define FSSEL_3                (0x00C0)       /* Flash clock select: 3 - SMCLK */
770 
 
771 
#define BUSY                   (0x0001)       /* Flash busy: 1 */
772 
#define KEYV                   (0x0002)       /* Flash Key violation flag */
773 
#define ACCVIFG                (0x0004)       /* Flash Access violation flag */
774 
#define WAIT                   (0x0008)       /* Wait flag for segment write */
775 
#define LOCK                   (0x0010)       /* Lock bit: 1 - Flash is locked (read only) */
776 
#define EMEX                   (0x0020)       /* Flash Emergency Exit */
777 
 
778 
/************************************************************
779 
* SYSTEM CLOCK, FLL+
780 
************************************************************/
781 
#define __MSP430_HAS_FLLPLUS__                /* Definition to show that Module is available */
782 
 
783 
SFR_8BIT(SCFI0);                              /* System Clock Frequency Integrator 0 */
784 
#define FN_2                   (0x04)         /* fDCOCLK =   1.4-12MHz*/
785 
#define FN_3                   (0x08)         /* fDCOCLK =   2.2-17Mhz*/
786 
#define FN_4                   (0x10)         /* fDCOCLK =   3.2-25Mhz*/
787 
#define FN_8                   (0x20)         /* fDCOCLK =     5-40Mhz*/
788 
#define FLLD0                  (0x40)         /* Loop Divider Bit : 0 */
789 
#define FLLD1                  (0x80)         /* Loop Divider Bit : 1 */
790 
 
791 
#define FLLD_1                 (0x00)         /* Multiply Selected Loop Freq. By 1 */
792 
#define FLLD_2                 (0x40)         /* Multiply Selected Loop Freq. By 2 */
793 
#define FLLD_4                 (0x80)         /* Multiply Selected Loop Freq. By 4 */
794 
#define FLLD_8                 (0xC0)         /* Multiply Selected Loop Freq. By 8 */
795 
 
796 
SFR_8BIT(SCFI1);                              /* System Clock Frequency Integrator 1 */
797 
SFR_8BIT(SCFQCTL);                            /* System Clock Frequency Control */
798 
/* System clock frequency values fMCLK coded with Bits 0-6 in SCFQCTL */
799 
/* #define SCFQ_32K            0x00                        fMCLK=1*fACLK       only a range from */
800 
#define SCFQ_64K               (0x01)         /* fMCLK=2*fACLK          1+1 to 127+1 is possible */
801 
#define SCFQ_128K              (0x03)         /* fMCLK=4*fACLK */
802 
#define SCFQ_256K              (0x07)         /* fMCLK=8*fACLK */
803 
#define SCFQ_512K              (0x0F)         /* fMCLK=16*fACLK */
804 
#define SCFQ_1M                (0x1F)         /* fMCLK=32*fACLK */
805 
#define SCFQ_2M                (0x3F)         /* fMCLK=64*fACLK */
806 
#define SCFQ_4M                (0x7F)         /* fMCLK=128*fACLK */
807 
#define SCFQ_M                 (0x80)         /* Modulation Disable */
808 
 
809 
SFR_8BIT(FLL_CTL0);                           /* FLL+ Control 0 */
810 
#define DCOF                   (0x01)         /* DCO Fault Flag */
811 
#define LFOF                   (0x02)         /* Low Frequency Oscillator Fault Flag */
812 
#define XT1OF                  (0x04)         /* High Frequency Oscillator 1 Fault Flag */
813 
#define XT2OF                  (0x08)         /* High Frequency Oscillator 2 Fault Flag */
814 
#define OSCCAP0                (0x10)         /* XIN/XOUT Cap 0 */
815 
#define OSCCAP1                (0x20)         /* XIN/XOUT Cap 1 */
816 
#define XTS_FLL                (0x40)         /* 1: Selects high-freq. oscillator */
817 
#define DCOPLUS                (0x80)         /* DCO+ Enable */
818 
 
819 
#define XCAP0PF                (0x00)         /* XIN Cap = XOUT Cap = 0pf */
820 
#define XCAP10PF               (0x10)         /* XIN Cap = XOUT Cap = 10pf */
821 
#define XCAP14PF               (0x20)         /* XIN Cap = XOUT Cap = 14pf */
822 
#define XCAP18PF               (0x30)         /* XIN Cap = XOUT Cap = 18pf */
823 
#define OSCCAP_0               (0x00)         /* XIN Cap = XOUT Cap = 0pf */
824 
#define OSCCAP_1               (0x10)         /* XIN Cap = XOUT Cap = 10pf */
825 
#define OSCCAP_2               (0x20)         /* XIN Cap = XOUT Cap = 14pf */
826 
#define OSCCAP_3               (0x30)         /* XIN Cap = XOUT Cap = 18pf */
827 
 
828 
SFR_8BIT(FLL_CTL1);                           /* FLL+ Control 1 */
829 
#define FLL_DIV0               (0x01)         /* FLL+ Divide Px.x/ACLK 0 */
830 
#define FLL_DIV1               (0x02)         /* FLL+ Divide Px.x/ACLK 1 */
831 
#define SELS                   (0x04)         /* Peripheral Module Clock Source (0: DCO, 1: XT2) */
832 
#define SELM0                  (0x08)         /* MCLK Source Select 0 */
833 
#define SELM1                  (0x10)         /* MCLK Source Select 1 */
834 
#define XT2OFF                 (0x20)         /* High Frequency Oscillator 2 (XT2) disable */
835 
#define SMCLKOFF               (0x40)         /* Peripheral Module Clock (SMCLK) disable */
836 
#define LFXT1DIG               (0x80)         /* Enable Digital input for LF clock */
837 
 
838 
#define FLL_DIV_1              (0x00)         /* FLL+ Divide Px.x/ACLK By 1 */
839 
#define FLL_DIV_2              (0x01)         /* FLL+ Divide Px.x/ACLK By 2 */
840 
#define FLL_DIV_4              (0x02)         /* FLL+ Divide Px.x/ACLK By 4 */
841 
#define FLL_DIV_8              (0x03)         /* FLL+ Divide Px.x/ACLK By 8 */
842 
 
843 
#define SELM_DCO               (0x00)         /* Select DCO for CPU MCLK */
844 
#define SELM_XT2               (0x10)         /* Select XT2 for CPU MCLK */
845 
#define SELM_A                 (0x18)         /* Select A (from LFXT1) for CPU MCLK */
846 
 
847 
/* INTERRUPT CONTROL BITS */
848 
/* These two bits are defined in the Special Function Registers */
849 
/* #define OFIFG               0x02 */
850 
/* #define OFIE                0x02 */
851 
 
852 
/************************************************************
853 
* LCD_A
854 
************************************************************/
855 
#define __MSP430_HAS_LCD_A__                  /* Definition to show that Module is available */
856 
 
857 
SFR_8BIT(LCDACTL);                            /* LCD_A Control Register */
858 
#define LCDON                  (0x01)
859 
#define LCDSON                 (0x04)
860 
#define LCDMX0                 (0x08)
861 
#define LCDMX1                 (0x10)
862 
#define LCDFREQ0               (0x20)
863 
#define LCDFREQ1               (0x40)
864 
#define LCDFREQ2               (0x80)
865 
/* Display modes coded with Bits 2-4 */
866 
#define LCDSTATIC              (LCDSON)
867 
#define LCD2MUX                (LCDMX0+LCDSON)
868 
#define LCD3MUX                (LCDMX1+LCDSON)
869 
#define LCD4MUX                (LCDMX1+LCDMX0+LCDSON)
870 
/* Frequency select code with Bits 5-7 */
871 
#define LCDFREQ_32             (0x00)         /* LCD Freq: ACLK divided by 32 */
872 
#define LCDFREQ_64             (0x20)         /* LCD Freq: ACLK divided by 64 */
873 
#define LCDFREQ_96             (0x40)         /* LCD Freq: ACLK divided by 96 */
874 
#define LCDFREQ_128            (0x60)         /* LCD Freq: ACLK divided by 128 */
875 
#define LCDFREQ_192            (0x80)         /* LCD Freq: ACLK divided by 192 */
876 
#define LCDFREQ_256            (0xA0)         /* LCD Freq: ACLK divided by 256 */
877 
#define LCDFREQ_384            (0xC0)         /* LCD Freq: ACLK divided by 384 */
878 
#define LCDFREQ_512            (0xE0)         /* LCD Freq: ACLK divided by 512 */
879 
 
880 
SFR_8BIT(LCDAPCTL0);                          /* LCD_A Port Control Register 0 */
881 
#define LCDS0                  (0x01)         /* LCD Segment  0 to  3 Enable. */
882 
#define LCDS4                  (0x02)         /* LCD Segment  4 to  7 Enable. */
883 
#define LCDS8                  (0x04)         /* LCD Segment  8 to 11 Enable. */
884 
#define LCDS12                 (0x08)         /* LCD Segment 12 to 15 Enable. */
885 
#define LCDS16                 (0x10)         /* LCD Segment 16 to 19 Enable. */
886 
#define LCDS20                 (0x20)         /* LCD Segment 20 to 23 Enable. */
887 
#define LCDS24                 (0x40)         /* LCD Segment 24 to 27 Enable. */
888 
#define LCDS28                 (0x80)         /* LCD Segment 28 to 31 Enable. */
889 
 
890 
SFR_8BIT(LCDAPCTL1);                          /* LCD_A Port Control Register 1 */
891 
#define LCDS32                 (0x01)         /* LCD Segment 32 to 35 Enable. */
892 
#define LCDS36                 (0x02)         /* LCD Segment 36 to 39 Enable. */
893 
 
894 
SFR_8BIT(LCDAVCTL0);                          /* LCD_A Voltage Control Register 0 */
895 
#define LCD2B                  (0x01)         /* Selects 1/2 bias. */
896 
#define VLCDREF0               (0x02)         /* Selects reference voltage for regulated charge pump: 0 */
897 
#define VLCDREF1               (0x04)         /* Selects reference voltage for regulated charge pump: 1 */
898 
#define LCDCPEN                (0x08)         /* LCD Voltage Charge Pump Enable. */
899 
#define VLCDEXT                (0x10)         /* Select external source for VLCD. */
900 
#define LCDREXT                (0x20)         /* Selects external connections for LCD mid voltages. */
901 
#define LCDR03EXT              (0x40)         /* Selects external connection for lowest LCD voltage. */
902 
 
903 
/* Reference voltage source select for the regulated charge pump */
904 
#define VLCDREF_0              (0<<1)         /* Internal */
905 
#define VLCDREF_1              (1<<1)         /* External */
906 
#define VLCDREF_2              (2<<1)         /* Reserved */
907 
#define VLCDREF_3              (3<<1)         /* Reserved */
908 
 
909 
SFR_8BIT(LCDAVCTL1);                          /* LCD_A Voltage Control Register 1 */
910 
#define VLCD0                  (0x02)         /* VLCD select: 0 */
911 
#define VLCD1                  (0x04)         /* VLCD select: 1 */
912 
#define VLCD2                  (0x08)         /* VLCD select: 2 */
913 
#define VLCD3                  (0x10)         /* VLCD select: 3 */
914 
 
915 
/* Charge pump voltage selections */
916 
#define VLCD_0                 (0<<1)         /* Charge pump disabled */
917 
#define VLCD_1                 (1<<1)         /* VLCD = 2.60V */
918 
#define VLCD_2                 (2<<1)         /* VLCD = 2.66V */
919 
#define VLCD_3                 (3<<1)         /* VLCD = 2.72V */
920 
#define VLCD_4                 (4<<1)         /* VLCD = 2.78V */
921 
#define VLCD_5                 (5<<1)         /* VLCD = 2.84V */
922 
#define VLCD_6                 (6<<1)         /* VLCD = 2.90V */
923 
#define VLCD_7                 (7<<1)         /* VLCD = 2.96V */
924 
#define VLCD_8                 (8<<1)         /* VLCD = 3.02V */
925 
#define VLCD_9                 (9<<1)         /* VLCD = 3.08V */
926 
#define VLCD_10                (10<<1)        /* VLCD = 3.14V */
927 
#define VLCD_11                (11<<1)        /* VLCD = 3.20V */
928 
#define VLCD_12                (12<<1)        /* VLCD = 3.26V */
929 
#define VLCD_13                (12<<1)        /* VLCD = 3.32V */
930 
#define VLCD_14                (13<<1)        /* VLCD = 3.38V */
931 
#define VLCD_15                (15<<1)        /* VLCD = 3.44V */
932 
 
933 
#define VLCD_DISABLED          (0<<1)         /* Charge pump disabled */
934 
#define VLCD_2_60              (1<<1)         /* VLCD = 2.60V */
935 
#define VLCD_2_66              (2<<1)         /* VLCD = 2.66V */
936 
#define VLCD_2_72              (3<<1)         /* VLCD = 2.72V */
937 
#define VLCD_2_78              (4<<1)         /* VLCD = 2.78V */
938 
#define VLCD_2_84              (5<<1)         /* VLCD = 2.84V */
939 
#define VLCD_2_90              (6<<1)         /* VLCD = 2.90V */
940 
#define VLCD_2_96              (7<<1)         /* VLCD = 2.96V */
941 
#define VLCD_3_02              (8<<1)         /* VLCD = 3.02V */
942 
#define VLCD_3_08              (9<<1)         /* VLCD = 3.08V */
943 
#define VLCD_3_14              (10<<1)        /* VLCD = 3.14V */
944 
#define VLCD_3_20              (11<<1)        /* VLCD = 3.20V */
945 
#define VLCD_3_26              (12<<1)        /* VLCD = 3.26V */
946 
#define VLCD_3_32              (12<<1)        /* VLCD = 3.32V */
947 
#define VLCD_3_38              (13<<1)        /* VLCD = 3.38V */
948 
#define VLCD_3_44              (15<<1)        /* VLCD = 3.44V */
949 
 
950 
#define LCDMEM_                (0x0091)       /* LCD Memory */
951 
#ifdef __ASM_HEADER__
952 
#define LCDMEM                 (LCDMEM_)      /* LCD Memory (for assembler) */
953 
#else
954 
#define LCDMEM                 ((char*)       LCDMEM_) /* LCD Memory (for C) */
955 
#endif
956 
SFR_8BIT(LCDM1);                              /* LCD Memory 1 */
957 
SFR_8BIT(LCDM2);                              /* LCD Memory 2 */
958 
SFR_8BIT(LCDM3);                              /* LCD Memory 3 */
959 
SFR_8BIT(LCDM4);                              /* LCD Memory 4 */
960 
SFR_8BIT(LCDM5);                              /* LCD Memory 5 */
961 
SFR_8BIT(LCDM6);                              /* LCD Memory 6 */
962 
SFR_8BIT(LCDM7);                              /* LCD Memory 7 */
963 
SFR_8BIT(LCDM8);                              /* LCD Memory 8 */
964 
SFR_8BIT(LCDM9);                              /* LCD Memory 9 */
965 
SFR_8BIT(LCDM10);                             /* LCD Memory 10 */
966 
SFR_8BIT(LCDM11);                             /* LCD Memory 11 */
967 
SFR_8BIT(LCDM12);                             /* LCD Memory 12 */
968 
SFR_8BIT(LCDM13);                             /* LCD Memory 13 */
969 
SFR_8BIT(LCDM14);                             /* LCD Memory 14 */
970 
SFR_8BIT(LCDM15);                             /* LCD Memory 15 */
971 
SFR_8BIT(LCDM16);                             /* LCD Memory 16 */
972 
SFR_8BIT(LCDM17);                             /* LCD Memory 17 */
973 
SFR_8BIT(LCDM18);                             /* LCD Memory 18 */
974 
SFR_8BIT(LCDM19);                             /* LCD Memory 19 */
975 
SFR_8BIT(LCDM20);                             /* LCD Memory 20 */
976 
 
977 
#define LCDMA                  (LCDM10)       /* LCD Memory A */
978 
#define LCDMB                  (LCDM11)       /* LCD Memory B */
979 
#define LCDMC                  (LCDM12)       /* LCD Memory C */
980 
#define LCDMD                  (LCDM13)       /* LCD Memory D */
981 
#define LCDME                  (LCDM14)       /* LCD Memory E */
982 
#define LCDMF                  (LCDM15)       /* LCD Memory F */
983 
 
984 
/************************************************************
985 
* HARDWARE MULTIPLIER
986 
************************************************************/
987 
#define __MSP430_HAS_MPY__                    /* Definition to show that Module is available */
988 
 
989 
SFR_16BIT(MPY);                               /* Multiply Unsigned/Operand 1 */
990 
SFR_16BIT(MPYS);                              /* Multiply Signed/Operand 1 */
991 
SFR_16BIT(MAC);                               /* Multiply Unsigned and Accumulate/Operand 1 */
992 
SFR_16BIT(MACS);                              /* Multiply Signed and Accumulate/Operand 1 */
993 
SFR_16BIT(OP2);                               /* Operand 2 */
994 
SFR_16BIT(RESLO);                             /* Result Low Word */
995 
SFR_16BIT(RESHI);                             /* Result High Word */
996 
SFR_16BIT(SUMEXT);                            /* Sum Extend */
997 
 
998 
/************************************************************
999 
* Operational Amplifier
1000 
************************************************************/
1001 
#define __MSP430_HAS_OA_3__                   /* Definition to show that Module is available */
1002 
 
1003 
SFR_8BIT(OA0CTL0);                            /* OA0 Control register 0 */
1004 
SFR_8BIT(OA0CTL1);                            /* OA0 Control register 1 */
1005 
SFR_8BIT(OA1CTL0);                            /* OA1 Control register 0 */
1006 
SFR_8BIT(OA1CTL1);                            /* OA1 Control register 1 */
1007 
SFR_8BIT(OA2CTL0);                            /* OA2 Control register 0 */
1008 
SFR_8BIT(OA2CTL1);                            /* OA2 Control register 1 */
1009 
 
1010 
#define OAADC0                 (0x01)         /* OAx output to ADC12 input channel select 0 */
1011 
#define OAADC1                 (0x02)         /* OAx output to ADC12 input channel select 1 */
1012 
#define OAPM0                  (0x04)         /* OAx Power mode select 0 */
1013 
#define OAPM1                  (0x08)         /* OAx Power mode select 1 */
1014 
#define OAP0                   (0x10)         /* OAx Non-inverting input select 0 */
1015 
#define OAP1                   (0x20)         /* OAx Non-inverting input select 1 */
1016 
#define OAN0                   (0x40)         /* OAx Inverting input select 0 */
1017 
#define OAN1                   (0x80)         /* OAx Inverting input select 1 */
1018 
 
1019 
#define OAPM_0                 (0x00)         /* OAx Power mode select: off */
1020 
#define OAPM_1                 (0x04)         /* OAx Power mode select: slow */
1021 
#define OAPM_2                 (0x08)         /* OAx Power mode select: meduim */
1022 
#define OAPM_3                 (0x0C)         /* OAx Power mode select: fast */
1023 
#define OAP_0                  (0x00)         /* OAx Non-inverting input select 00 */
1024 
#define OAP_1                  (0x10)         /* OAx Non-inverting input select 01 */
1025 
#define OAP_2                  (0x20)         /* OAx Non-inverting input select 10 */
1026 
#define OAP_3                  (0x30)         /* OAx Non-inverting input select 11 */
1027 
#define OAN_0                  (0x00)         /* OAx Inverting input select 00 */
1028 
#define OAN_1                  (0x40)         /* OAx Inverting input select 01 */
1029 
#define OAN_2                  (0x80)         /* OAx Inverting input select 10 */
1030 
#define OAN_3                  (0xC0)         /* OAx Inverting input select 11 */
1031 
 
1032 
#define OARRIP                 (0x01)         /* OAx Rail-to-Rail Input off */
1033 
//#define Reserved          (0x02)    /* */
1034 
#define OAFC0                  (0x04)         /* OAx Function control 0 */
1035 
#define OAFC1                  (0x08)         /* OAx Function control 1 */
1036 
#define OAFC2                  (0x10)         /* OAx Function control 2 */
1037 
#define OAFBR0                 (0x20)         /* OAx Feedback resistor select 0 */
1038 
#define OAFBR1                 (0x40)         /* OAx Feedback resistor select 1 */
1039 
#define OAFBR2                 (0x80)         /* OAx Feedback resistor select 2 */
1040 
 
1041 
#define OAFC_0                 (0x00)         /* OAx Function: Gen. Purpose */
1042 
#define OAFC_1                 (0x04)         /* OAx Function: Unity gain buffer */
1043 
#define OAFC_2                 (0x08)         /* OAx Function: Reserved */
1044 
#define OAFC_3                 (0x0C)         /* OAx Function: Comparator */
1045 
#define OAFC_4                 (0x10)         /* OAx Function: Non-Inverting PGA */
1046 
#define OAFC_5                 (0x14)         /* OAx Function: Reserved */
1047 
#define OAFC_6                 (0x18)         /* OAx Function: Inverting PGA */
1048 
#define OAFC_7                 (0x1C)         /* OAx Function: Differential PGA */
1049 
#define OAFBR_0                (0x00)         /* OAx Feedback resistor: Tap 0 */
1050 
#define OAFBR_1                (0x20)         /* OAx Feedback resistor: Tap 1 */
1051 
#define OAFBR_2                (0x40)         /* OAx Feedback resistor: Tap 2 */
1052 
#define OAFBR_3                (0x60)         /* OAx Feedback resistor: Tap 3 */
1053 
#define OAFBR_4                (0x80)         /* OAx Feedback resistor: Tap 4 */
1054 
#define OAFBR_5                (0xA0)         /* OAx Feedback resistor: Tap 5 */
1055 
#define OAFBR_6                (0xC0)         /* OAx Feedback resistor: Tap 6 */
1056 
#define OAFBR_7                (0xE0)         /* OAx Feedback resistor: Tap 7 */
1057 
 
1058 
/************************************************************
1059 
* DIGITAL I/O Port1/2
1060 
************************************************************/
1061 
#define __MSP430_HAS_PORT1__                  /* Definition to show that Module is available */
1062 
#define __MSP430_HAS_PORT2__                  /* Definition to show that Module is available */
1063 
 
1064 
SFR_8BIT(P1IN);                               /* Port 1 Input */
1065 
SFR_8BIT(P1OUT);                              /* Port 1 Output */
1066 
SFR_8BIT(P1DIR);                              /* Port 1 Direction */
1067 
SFR_8BIT(P1IFG);                              /* Port 1 Interrupt Flag */
1068 
SFR_8BIT(P1IES);                              /* Port 1 Interrupt Edge Select */
1069 
SFR_8BIT(P1IE);                               /* Port 1 Interrupt Enable */
1070 
SFR_8BIT(P1SEL);                              /* Port 1 Selection */
1071 
 
1072 
SFR_8BIT(P2IN);                               /* Port 2 Input */
1073 
SFR_8BIT(P2OUT);                              /* Port 2 Output */
1074 
SFR_8BIT(P2DIR);                              /* Port 2 Direction */
1075 
SFR_8BIT(P2IFG);                              /* Port 2 Interrupt Flag */
1076 
SFR_8BIT(P2IES);                              /* Port 2 Interrupt Edge Select */
1077 
SFR_8BIT(P2IE);                               /* Port 2 Interrupt Enable */
1078 
SFR_8BIT(P2SEL);                              /* Port 2 Selection */
1079 
 
1080 
/************************************************************
1081 
* DIGITAL I/O Port3/4
1082 
************************************************************/
1083 
#define __MSP430_HAS_PORT3__                  /* Definition to show that Module is available */
1084 
#define __MSP430_HAS_PORT4__                  /* Definition to show that Module is available */
1085 
 
1086 
SFR_8BIT(P3IN);                               /* Port 3 Input */
1087 
SFR_8BIT(P3OUT);                              /* Port 3 Output */
1088 
SFR_8BIT(P3DIR);                              /* Port 3 Direction */
1089 
SFR_8BIT(P3SEL);                              /* Port 3 Selection */
1090 
 
1091 
SFR_8BIT(P4IN);                               /* Port 4 Input */
1092 
SFR_8BIT(P4OUT);                              /* Port 4 Output */
1093 
SFR_8BIT(P4DIR);                              /* Port 4 Direction */
1094 
SFR_8BIT(P4SEL);                              /* Port 4 Selection */
1095 
 
1096 
/************************************************************
1097 
* DIGITAL I/O Port5/6
1098 
************************************************************/
1099 
#define __MSP430_HAS_PORT5__                  /* Definition to show that Module is available */
1100 
#define __MSP430_HAS_PORT6__                  /* Definition to show that Module is available */
1101 
 
1102 
SFR_8BIT(P5IN);                               /* Port 5 Input */
1103 
SFR_8BIT(P5OUT);                              /* Port 5 Output */
1104 
SFR_8BIT(P5DIR);                              /* Port 5 Direction */
1105 
SFR_8BIT(P5SEL);                              /* Port 5 Selection */
1106 
 
1107 
SFR_8BIT(P6IN);                               /* Port 6 Input */
1108 
SFR_8BIT(P6OUT);                              /* Port 6 Output */
1109 
SFR_8BIT(P6DIR);                              /* Port 6 Direction */
1110 
SFR_8BIT(P6SEL);                              /* Port 6 Selection */
1111 
 
1112 
/************************************************************
1113 
* DIGITAL I/O Port7/8
1114 
************************************************************/
1115 
#define __MSP430_HAS_PORT7__                  /* Definition to show that Module is available */
1116 
#define __MSP430_HAS_PORT8__                  /* Definition to show that Module is available */
1117 
#define __MSP430_HAS_PORTA__                  /* Definition to show that Module is available */
1118 
 
1119 
SFR_8BIT(P7IN);                               /* Port 7 Input */
1120 
SFR_8BIT(P7OUT);                              /* Port 7 Output */
1121 
SFR_8BIT(P7DIR);                              /* Port 7 Direction */
1122 
SFR_8BIT(P7SEL);                              /* Port 7 Selection */
1123 
 
1124 
SFR_8BIT(P8IN);                               /* Port 8 Input */
1125 
SFR_8BIT(P8OUT);                              /* Port 8 Output */
1126 
SFR_8BIT(P8DIR);                              /* Port 8 Direction */
1127 
SFR_8BIT(P8SEL);                              /* Port 8 Selection */
1128 
 
1129 
SFR_16BIT(PAIN);                              /* Port A Input */
1130 
SFR_16BIT(PAOUT);                             /* Port A Output */
1131 
SFR_16BIT(PADIR);                             /* Port A Direction */
1132 
SFR_16BIT(PASEL);                             /* Port A Selection */
1133 
 
1134 
/************************************************************
1135 
* DIGITAL I/O Port9/10
1136 
************************************************************/
1137 
#define __MSP430_HAS_PORT9__                  /* Definition to show that Module is available */
1138 
#define __MSP430_HAS_PORT10__                 /* Definition to show that Module is available */
1139 
#define __MSP430_HAS_PORTB__                  /* Definition to show that Module is available */
1140 
 
1141 
SFR_8BIT(P9IN);                               /* Port 9 Input */
1142 
SFR_8BIT(P9OUT);                              /* Port 9 Output */
1143 
SFR_8BIT(P9DIR);                              /* Port 9 Direction */
1144 
SFR_8BIT(P9SEL);                              /* Port 9 Selection */
1145 
 
1146 
SFR_8BIT(P10IN);                              /* Port 10 Input */
1147 
SFR_8BIT(P10OUT);                             /* Port 10 Output */
1148 
SFR_8BIT(P10DIR);                             /* Port 10 Direction */
1149 
SFR_8BIT(P10SEL);                             /* Port 10 Selection */
1150 
 
1151 
SFR_16BIT(PBIN);                              /* Port B Input */
1152 
SFR_16BIT(PBOUT);                             /* Port B Output */
1153 
SFR_16BIT(PBDIR);                             /* Port B Direction */
1154 
SFR_16BIT(PBSEL);                             /* Port B Selection */
1155 
 
1156 
/************************************************************
1157 
* Brown-Out, Supply Voltage Supervision (SVS)
1158 
************************************************************/
1159 
#define __MSP430_HAS_SVS__                    /* Definition to show that Module is available */
1160 
 
1161 
SFR_8BIT(SVSCTL);                             /* SVS Control */
1162 
#define SVSFG                  (0x01)         /* SVS Flag */
1163 
#define SVSOP                  (0x02)         /* SVS output (read only) */
1164 
#define SVSON                  (0x04)         /* Switches the SVS on/off */
1165 
#define PORON                  (0x08)         /* Enable POR Generation if Low Voltage */
1166 
#define VLD0                   (0x10)
1167 
#define VLD1                   (0x20)
1168 
#define VLD2                   (0x40)
1169 
#define VLD3                   (0x80)
1170 
 
1171 
#define VLDON                  (0x10)
1172 
#define VLDOFF                 (0x00)
1173 
#define VLD_1_8V               (0x10)
1174 
 
1175 
/************************************************************
1176 
* Timer A3
1177 
************************************************************/
1178 
#define __MSP430_HAS_TA3__                    /* Definition to show that Module is available */
1179 
 
1180 
SFR_16BIT(TAIV);                              /* Timer A Interrupt Vector Word */
1181 
SFR_16BIT(TACTL);                             /* Timer A Control */
1182 
SFR_16BIT(TACCTL0);                           /* Timer A Capture/Compare Control 0 */
1183 
SFR_16BIT(TACCTL1);                           /* Timer A Capture/Compare Control 1 */
1184 
SFR_16BIT(TACCTL2);                           /* Timer A Capture/Compare Control 2 */
1185 
SFR_16BIT(TAR);                               /* Timer A Counter Register */
1186 
SFR_16BIT(TACCR0);                            /* Timer A Capture/Compare 0 */
1187 
SFR_16BIT(TACCR1);                            /* Timer A Capture/Compare 1 */
1188 
SFR_16BIT(TACCR2);                            /* Timer A Capture/Compare 2 */
1189 
 
1190 
/* Alternate register names */
1191 
#define CCTL0                  TACCTL0        /* Timer A Capture/Compare Control 0 */
1192 
#define CCTL1                  TACCTL1        /* Timer A Capture/Compare Control 1 */
1193 
#define CCTL2                  TACCTL2        /* Timer A Capture/Compare Control 2 */
1194 
#define CCR0                   TACCR0         /* Timer A Capture/Compare 0 */
1195 
#define CCR1                   TACCR1         /* Timer A Capture/Compare 1 */
1196 
#define CCR2                   TACCR2         /* Timer A Capture/Compare 2 */
1197 
#define CCTL0_                 TACCTL0_       /* Timer A Capture/Compare Control 0 */
1198 
#define CCTL1_                 TACCTL1_       /* Timer A Capture/Compare Control 1 */
1199 
#define CCTL2_                 TACCTL2_       /* Timer A Capture/Compare Control 2 */
1200 
#define CCR0_                  TACCR0_        /* Timer A Capture/Compare 0 */
1201 
#define CCR1_                  TACCR1_        /* Timer A Capture/Compare 1 */
1202 
#define CCR2_                  TACCR2_        /* Timer A Capture/Compare 2 */
1203 
/* Alternate register names - 5xx style */
1204 
#define TA0IV                  TAIV           /* Timer A Interrupt Vector Word */
1205 
#define TA0CTL                 TACTL          /* Timer A Control */
1206 
#define TA0CCTL0               TACCTL0        /* Timer A Capture/Compare Control 0 */
1207 
#define TA0CCTL1               TACCTL1        /* Timer A Capture/Compare Control 1 */
1208 
#define TA0CCTL2               TACCTL2        /* Timer A Capture/Compare Control 2 */
1209 
#define TA0R                   TAR            /* Timer A Counter Register */
1210 
#define TA0CCR0                TACCR0         /* Timer A Capture/Compare 0 */
1211 
#define TA0CCR1                TACCR1         /* Timer A Capture/Compare 1 */
1212 
#define TA0CCR2                TACCR2         /* Timer A Capture/Compare 2 */
1213 
#define TA0IV_                 TAIV_          /* Timer A Interrupt Vector Word */
1214 
#define TA0CTL_                TACTL_         /* Timer A Control */
1215 
#define TA0CCTL0_              TACCTL0_       /* Timer A Capture/Compare Control 0 */
1216 
#define TA0CCTL1_              TACCTL1_       /* Timer A Capture/Compare Control 1 */
1217 
#define TA0CCTL2_              TACCTL2_       /* Timer A Capture/Compare Control 2 */
1218 
#define TA0R_                  TAR_           /* Timer A Counter Register */
1219 
#define TA0CCR0_               TACCR0_        /* Timer A Capture/Compare 0 */
1220 
#define TA0CCR1_               TACCR1_        /* Timer A Capture/Compare 1 */
1221 
#define TA0CCR2_               TACCR2_        /* Timer A Capture/Compare 2 */
1222 
 
1223 
#define TASSEL1                (0x0200)       /* Timer A clock source select 0 */
1224 
#define TASSEL0                (0x0100)       /* Timer A clock source select 1 */
1225 
#define ID1                    (0x0080)       /* Timer A clock input divider 1 */
1226 
#define ID0                    (0x0040)       /* Timer A clock input divider 0 */
1227 
#define MC1                    (0x0020)       /* Timer A mode control 1 */
1228 
#define MC0                    (0x0010)       /* Timer A mode control 0 */
1229 
#define TACLR                  (0x0004)       /* Timer A counter clear */
1230 
#define TAIE                   (0x0002)       /* Timer A counter interrupt enable */
1231 
#define TAIFG                  (0x0001)       /* Timer A counter interrupt flag */
1232 
 
1233 
#define MC_0                   (0*0x10u)      /* Timer A mode control: 0 - Stop */
1234 
#define MC_1                   (1*0x10u)      /* Timer A mode control: 1 - Up to CCR0 */
1235 
#define MC_2                   (2*0x10u)      /* Timer A mode control: 2 - Continous up */
1236 
#define MC_3                   (3*0x10u)      /* Timer A mode control: 3 - Up/Down */
1237 
#define ID_0                   (0*0x40u)      /* Timer A input divider: 0 - /1 */
1238 
#define ID_1                   (1*0x40u)      /* Timer A input divider: 1 - /2 */
1239 
#define ID_2                   (2*0x40u)      /* Timer A input divider: 2 - /4 */
1240 
#define ID_3                   (3*0x40u)      /* Timer A input divider: 3 - /8 */
1241 
#define TASSEL_0               (0*0x100u)     /* Timer A clock source select: 0 - TACLK */
1242 
#define TASSEL_1               (1*0x100u)     /* Timer A clock source select: 1 - ACLK  */
1243 
#define TASSEL_2               (2*0x100u)     /* Timer A clock source select: 2 - SMCLK */
1244 
#define TASSEL_3               (3*0x100u)     /* Timer A clock source select: 3 - INCLK */
1245 
 
1246 
#define CM1                    (0x8000)       /* Capture mode 1 */
1247 
#define CM0                    (0x4000)       /* Capture mode 0 */
1248 
#define CCIS1                  (0x2000)       /* Capture input select 1 */
1249 
#define CCIS0                  (0x1000)       /* Capture input select 0 */
1250 
#define SCS                    (0x0800)       /* Capture sychronize */
1251 
#define SCCI                   (0x0400)       /* Latched capture signal (read) */
1252 
#define CAP                    (0x0100)       /* Capture mode: 1 /Compare mode : 0 */
1253 
#define OUTMOD2                (0x0080)       /* Output mode 2 */
1254 
#define OUTMOD1                (0x0040)       /* Output mode 1 */
1255 
#define OUTMOD0                (0x0020)       /* Output mode 0 */
1256 
#define CCIE                   (0x0010)       /* Capture/compare interrupt enable */
1257 
#define CCI                    (0x0008)       /* Capture input signal (read) */
1258 
#define OUT                    (0x0004)       /* PWM Output signal if output mode 0 */
1259 
#define COV                    (0x0002)       /* Capture/compare overflow flag */
1260 
#define CCIFG                  (0x0001)       /* Capture/compare interrupt flag */
1261 
 
1262 
#define OUTMOD_0               (0*0x20u)      /* PWM output mode: 0 - output only */
1263 
#define OUTMOD_1               (1*0x20u)      /* PWM output mode: 1 - set */
1264 
#define OUTMOD_2               (2*0x20u)      /* PWM output mode: 2 - PWM toggle/reset */
1265 
#define OUTMOD_3               (3*0x20u)      /* PWM output mode: 3 - PWM set/reset */
1266 
#define OUTMOD_4               (4*0x20u)      /* PWM output mode: 4 - toggle */
1267 
#define OUTMOD_5               (5*0x20u)      /* PWM output mode: 5 - Reset */
1268 
#define OUTMOD_6               (6*0x20u)      /* PWM output mode: 6 - PWM toggle/set */
1269 
#define OUTMOD_7               (7*0x20u)      /* PWM output mode: 7 - PWM reset/set */
1270 
#define CCIS_0                 (0*0x1000u)    /* Capture input select: 0 - CCIxA */
1271 
#define CCIS_1                 (1*0x1000u)    /* Capture input select: 1 - CCIxB */
1272 
#define CCIS_2                 (2*0x1000u)    /* Capture input select: 2 - GND */
1273 
#define CCIS_3                 (3*0x1000u)    /* Capture input select: 3 - Vcc */
1274 
#define CM_0                   (0*0x4000u)    /* Capture mode: 0 - disabled */
1275 
#define CM_1                   (1*0x4000u)    /* Capture mode: 1 - pos. edge */
1276 
#define CM_2                   (2*0x4000u)    /* Capture mode: 1 - neg. edge */
1277 
#define CM_3                   (3*0x4000u)    /* Capture mode: 1 - both edges */
1278 
 
1279 
/* TA3IV Definitions */
1280 
#define TAIV_NONE              (0x0000)       /* No Interrupt pending */
1281 
#define TAIV_TACCR1            (0x0002)       /* TACCR1_CCIFG */
1282 
#define TAIV_TACCR2            (0x0004)       /* TACCR2_CCIFG */
1283 
#define TAIV_6                 (0x0006)       /* Reserved */
1284 
#define TAIV_8                 (0x0008)       /* Reserved */
1285 
#define TAIV_TAIFG             (0x000A)       /* TAIFG */
1286 
 
1287 
/************************************************************
1288 
* Timer B7
1289 
************************************************************/
1290 
#define __MSP430_HAS_TB7__                    /* Definition to show that Module is available */
1291 
 
1292 
SFR_16BIT(TBIV);                              /* Timer B Interrupt Vector Word */
1293 
SFR_16BIT(TBCTL);                             /* Timer B Control */
1294 
SFR_16BIT(TBCCTL0);                           /* Timer B Capture/Compare Control 0 */
1295 
SFR_16BIT(TBCCTL1);                           /* Timer B Capture/Compare Control 1 */
1296 
SFR_16BIT(TBCCTL2);                           /* Timer B Capture/Compare Control 2 */
1297 
SFR_16BIT(TBCCTL3);                           /* Timer B Capture/Compare Control 3 */
1298 
SFR_16BIT(TBCCTL4);                           /* Timer B Capture/Compare Control 4 */
1299 
SFR_16BIT(TBCCTL5);                           /* Timer B Capture/Compare Control 5 */
1300 
SFR_16BIT(TBCCTL6);                           /* Timer B Capture/Compare Control 6 */
1301 
SFR_16BIT(TBR);                               /* Timer B Counter Register */
1302 
SFR_16BIT(TBCCR0);                            /* Timer B Capture/Compare 0 */
1303 
SFR_16BIT(TBCCR1);                            /* Timer B Capture/Compare 1 */
1304 
SFR_16BIT(TBCCR2);                            /* Timer B Capture/Compare 2 */
1305 
SFR_16BIT(TBCCR3);                            /* Timer B Capture/Compare 3 */
1306 
SFR_16BIT(TBCCR4);                            /* Timer B Capture/Compare 4 */
1307 
SFR_16BIT(TBCCR5);                            /* Timer B Capture/Compare 5 */
1308 
SFR_16BIT(TBCCR6);                            /* Timer B Capture/Compare 6 */
1309 
 
1310 
/* Alternate register names - 5xx style */
1311 
#define TB0IV                  TBIV           /* Timer B Interrupt Vector Word */
1312 
#define TB0CTL                 TBCTL          /* Timer B Control */
1313 
#define TB0CCTL0               TBCCTL0        /* Timer B Capture/Compare Control 0 */
1314 
#define TB0CCTL1               TBCCTL1        /* Timer B Capture/Compare Control 1 */
1315 
#define TB0CCTL2               TBCCTL2        /* Timer B Capture/Compare Control 2 */
1316 
#define TB0CCTL3               TBCCTL3        /* Timer B Capture/Compare Control 3 */
1317 
#define TB0CCTL4               TBCCTL4        /* Timer B Capture/Compare Control 4 */
1318 
#define TB0CCTL5               TBCCTL5        /* Timer B Capture/Compare Control 5 */
1319 
#define TB0CCTL6               TBCCTL6        /* Timer B Capture/Compare Control 6 */
1320 
#define TB0R                   TBR            /* Timer B Counter Register */
1321 
#define TB0CCR0                TBCCR0         /* Timer B Capture/Compare 0 */
1322 
#define TB0CCR1                TBCCR1         /* Timer B Capture/Compare 1 */
1323 
#define TB0CCR2                TBCCR2         /* Timer B Capture/Compare 2 */
1324 
#define TB0CCR3                TBCCR3         /* Timer B Capture/Compare 3 */
1325 
#define TB0CCR4                TBCCR4         /* Timer B Capture/Compare 4 */
1326 
#define TB0CCR5                TBCCR5         /* Timer B Capture/Compare 5 */
1327 
#define TB0CCR6                TBCCR6         /* Timer B Capture/Compare 6 */
1328 
#define TB0IV_                 TBIV_          /* Timer B Interrupt Vector Word */
1329 
#define TB0CTL_                TBCTL_         /* Timer B Control */
1330 
#define TB0CCTL0_              TBCCTL0_       /* Timer B Capture/Compare Control 0 */
1331 
#define TB0CCTL1_              TBCCTL1_       /* Timer B Capture/Compare Control 1 */
1332 
#define TB0CCTL2_              TBCCTL2_       /* Timer B Capture/Compare Control 2 */
1333 
#define TB0CCTL3_              TBCCTL3_       /* Timer B Capture/Compare Control 3 */
1334 
#define TB0CCTL4_              TBCCTL4_       /* Timer B Capture/Compare Control 4 */
1335 
#define TB0CCTL5_              TBCCTL5_       /* Timer B Capture/Compare Control 5 */
1336 
#define TB0CCTL6_              TBCCTL6_       /* Timer B Capture/Compare Control 6 */
1337 
#define TB0R_                  TBR_           /* Timer B Counter Register */
1338 
#define TB0CCR0_               TBCCR0_        /* Timer B Capture/Compare 0 */
1339 
#define TB0CCR1_               TBCCR1_        /* Timer B Capture/Compare 1 */
1340 
#define TB0CCR2_               TBCCR2_        /* Timer B Capture/Compare 2 */
1341 
#define TB0CCR3_               TBCCR3_        /* Timer B Capture/Compare 3 */
1342 
#define TB0CCR4_               TBCCR4_        /* Timer B Capture/Compare 4 */
1343 
#define TB0CCR5_               TBCCR5_        /* Timer B Capture/Compare 5 */
1344 
#define TB0CCR6_               TBCCR6_        /* Timer B Capture/Compare 6 */
1345 
 
1346 
#define TBCLGRP1               (0x4000)       /* Timer B Compare latch load group 1 */
1347 
#define TBCLGRP0               (0x2000)       /* Timer B Compare latch load group 0 */
1348 
#define CNTL1                  (0x1000)       /* Counter lenght 1 */
1349 
#define CNTL0                  (0x0800)       /* Counter lenght 0 */
1350 
#define TBSSEL1                (0x0200)       /* Clock source 1 */
1351 
#define TBSSEL0                (0x0100)       /* Clock source 0 */
1352 
#define TBCLR                  (0x0004)       /* Timer B counter clear */
1353 
#define TBIE                   (0x0002)       /* Timer B interrupt enable */
1354 
#define TBIFG                  (0x0001)       /* Timer B interrupt flag */
1355 
 
1356 
#define SHR1                   (0x4000)       /* Timer B Compare latch load group 1 */
1357 
#define SHR0                   (0x2000)       /* Timer B Compare latch load group 0 */
1358 
 
1359 
#define TBSSEL_0               (0*0x0100u)    /* Clock Source: TBCLK */
1360 
#define TBSSEL_1               (1*0x0100u)    /* Clock Source: ACLK  */
1361 
#define TBSSEL_2               (2*0x0100u)    /* Clock Source: SMCLK */
1362 
#define TBSSEL_3               (3*0x0100u)    /* Clock Source: INCLK */
1363 
#define CNTL_0                 (0*0x0800u)    /* Counter lenght: 16 bit */
1364 
#define CNTL_1                 (1*0x0800u)    /* Counter lenght: 12 bit */
1365 
#define CNTL_2                 (2*0x0800u)    /* Counter lenght: 10 bit */
1366 
#define CNTL_3                 (3*0x0800u)    /* Counter lenght:  8 bit */
1367 
#define SHR_0                  (0*0x2000u)    /* Timer B Group: 0 - individually */
1368 
#define SHR_1                  (1*0x2000u)    /* Timer B Group: 1 - 3 groups (1-2, 3-4, 5-6) */
1369 
#define SHR_2                  (2*0x2000u)    /* Timer B Group: 2 - 2 groups (1-3, 4-6)*/
1370 
#define SHR_3                  (3*0x2000u)    /* Timer B Group: 3 - 1 group (all) */
1371 
#define TBCLGRP_0              (0*0x2000u)    /* Timer B Group: 0 - individually */
1372 
#define TBCLGRP_1              (1*0x2000u)    /* Timer B Group: 1 - 3 groups (1-2, 3-4, 5-6) */
1373 
#define TBCLGRP_2              (2*0x2000u)    /* Timer B Group: 2 - 2 groups (1-3, 4-6)*/
1374 
#define TBCLGRP_3              (3*0x2000u)    /* Timer B Group: 3 - 1 group (all) */
1375 
 
1376 
/* Additional Timer B Control Register bits are defined in Timer A */
1377 
#define CLLD1                  (0x0400)       /* Compare latch load source 1 */
1378 
#define CLLD0                  (0x0200)       /* Compare latch load source 0 */
1379 
 
1380 
#define SLSHR1                 (0x0400)       /* Compare latch load source 1 */
1381 
#define SLSHR0                 (0x0200)       /* Compare latch load source 0 */
1382 
 
1383 
#define SLSHR_0                (0*0x0200u)    /* Compare latch load sourec : 0 - immediate */
1384 
#define SLSHR_1                (1*0x0200u)    /* Compare latch load sourec : 1 - TBR counts to 0 */
1385 
#define SLSHR_2                (2*0x0200u)    /* Compare latch load sourec : 2 - up/down */
1386 
#define SLSHR_3                (3*0x0200u)    /* Compare latch load sourec : 3 - TBR counts to TBCTL0 */
1387 
 
1388 
#define CLLD_0                 (0*0x0200u)    /* Compare latch load sourec : 0 - immediate */
1389 
#define CLLD_1                 (1*0x0200u)    /* Compare latch load sourec : 1 - TBR counts to 0 */
1390 
#define CLLD_2                 (2*0x0200u)    /* Compare latch load sourec : 2 - up/down */
1391 
#define CLLD_3                 (3*0x0200u)    /* Compare latch load sourec : 3 - TBR counts to TBCTL0 */
1392 
 
1393 
/* TB7IV Definitions */
1394 
#define TBIV_NONE              (0x0000)       /* No Interrupt pending */
1395 
#define TBIV_TBCCR1            (0x0002)       /* TBCCR1_CCIFG */
1396 
#define TBIV_TBCCR2            (0x0004)       /* TBCCR2_CCIFG */
1397 
#define TBIV_TBCCR3            (0x0006)       /* TBCCR3_CCIFG */
1398 
#define TBIV_TBCCR4            (0x0008)       /* TBCCR4_CCIFG */
1399 
#define TBIV_TBCCR5            (0x000A)       /* TBCCR3_CCIFG */
1400 
#define TBIV_TBCCR6            (0x000C)       /* TBCCR4_CCIFG */
1401 
#define TBIV_TBIFG             (0x000E)       /* TBIFG */
1402 
 
1403 
/************************************************************
1404 
* USCI
1405 
************************************************************/
1406 
#define __MSP430_HAS_USCI__                   /* Definition to show that Module is available */
1407 
 
1408 
SFR_8BIT(UCA0CTL0);                           /* USCI A0 Control Register 0 */
1409 
SFR_8BIT(UCA0CTL1);                           /* USCI A0 Control Register 1 */
1410 
SFR_8BIT(UCA0BR0);                            /* USCI A0 Baud Rate 0 */
1411 
SFR_8BIT(UCA0BR1);                            /* USCI A0 Baud Rate 1 */
1412 
SFR_8BIT(UCA0MCTL);                           /* USCI A0 Modulation Control */
1413 
SFR_8BIT(UCA0STAT);                           /* USCI A0 Status Register */
1414 
SFR_8BIT(UCA0RXBUF);                          /* USCI A0 Receive Buffer */
1415 
SFR_8BIT(UCA0TXBUF);                          /* USCI A0 Transmit Buffer */
1416 
SFR_8BIT(UCA0ABCTL);                          /* USCI A0 LIN Control */
1417 
SFR_8BIT(UCA0IRTCTL);                         /* USCI A0 IrDA Transmit Control */
1418 
SFR_8BIT(UCA0IRRCTL);                         /* USCI A0 IrDA Receive Control */
1419 
 
1420 
 
1421 
 
1422 
SFR_8BIT(UCB0CTL0);                           /* USCI B0 Control Register 0 */
1423 
SFR_8BIT(UCB0CTL1);                           /* USCI B0 Control Register 1 */
1424 
SFR_8BIT(UCB0BR0);                            /* USCI B0 Baud Rate 0 */
1425 
SFR_8BIT(UCB0BR1);                            /* USCI B0 Baud Rate 1 */
1426 
SFR_8BIT(UCB0I2CIE);                          /* USCI B0 I2C Interrupt Enable Register */
1427 
SFR_8BIT(UCB0STAT);                           /* USCI B0 Status Register */
1428 
SFR_8BIT(UCB0RXBUF);                          /* USCI B0 Receive Buffer */
1429 
SFR_8BIT(UCB0TXBUF);                          /* USCI B0 Transmit Buffer */
1430 
SFR_16BIT(UCB0I2COA);                         /* USCI B0 I2C Own Address */
1431 
SFR_16BIT(UCB0I2CSA);                         /* USCI B0 I2C Slave Address */
1432 
 
1433 
// UART-Mode Bits
1434 
#define UCPEN                  (0x80)         /* Async. Mode: Parity enable */
1435 
#define UCPAR                  (0x40)         /* Async. Mode: Parity     0:odd / 1:even */
1436 
#define UCMSB                  (0x20)         /* Async. Mode: MSB first  0:LSB / 1:MSB */
1437 
#define UC7BIT                 (0x10)         /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */
1438 
#define UCSPB                  (0x08)         /* Async. Mode: Stop Bits  0:one / 1: two */
1439 
#define UCMODE1                (0x04)         /* Async. Mode: USCI Mode 1 */
1440 
#define UCMODE0                (0x02)         /* Async. Mode: USCI Mode 0 */
1441 
#define UCSYNC                 (0x01)         /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */
1442 
 
1443 
// SPI-Mode Bits
1444 
#define UCCKPH                 (0x80)         /* Sync. Mode: Clock Phase */
1445 
#define UCCKPL                 (0x40)         /* Sync. Mode: Clock Polarity */
1446 
#define UCMST                  (0x08)         /* Sync. Mode: Master Select */
1447 
 
1448 
// I2C-Mode Bits
1449 
#define UCA10                  (0x80)         /* 10-bit Address Mode */
1450 
#define UCSLA10                (0x40)         /* 10-bit Slave Address Mode */
1451 
#define UCMM                   (0x20)         /* Multi-Master Environment */
1452 
//#define res               (0x10)    /* reserved */
1453 
#define UCMODE_0               (0x00)         /* Sync. Mode: USCI Mode: 0 */
1454 
#define UCMODE_1               (0x02)         /* Sync. Mode: USCI Mode: 1 */
1455 
#define UCMODE_2               (0x04)         /* Sync. Mode: USCI Mode: 2 */
1456 
#define UCMODE_3               (0x06)         /* Sync. Mode: USCI Mode: 3 */
1457 
 
1458 
// UART-Mode Bits
1459 
#define UCSSEL1                (0x80)         /* USCI 0 Clock Source Select 1 */
1460 
#define UCSSEL0                (0x40)         /* USCI 0 Clock Source Select 0 */
1461 
#define UCRXEIE                (0x20)         /* RX Error interrupt enable */
1462 
#define UCBRKIE                (0x10)         /* Break interrupt enable */
1463 
#define UCDORM                 (0x08)         /* Dormant (Sleep) Mode */
1464 
#define UCTXADDR               (0x04)         /* Send next Data as Address */
1465 
#define UCTXBRK                (0x02)         /* Send next Data as Break */
1466 
#define UCSWRST                (0x01)         /* USCI Software Reset */
1467 
 
1468 
// SPI-Mode Bits
1469 
//#define res               (0x20)    /* reserved */
1470 
//#define res               (0x10)    /* reserved */
1471 
//#define res               (0x08)    /* reserved */
1472 
//#define res               (0x04)    /* reserved */
1473 
//#define res               (0x02)    /* reserved */
1474 
 
1475 
// I2C-Mode Bits
1476 
//#define res               (0x20)    /* reserved */
1477 
#define UCTR                   (0x10)         /* Transmit/Receive Select/Flag */
1478 
#define UCTXNACK               (0x08)         /* Transmit NACK */
1479 
#define UCTXSTP                (0x04)         /* Transmit STOP */
1480 
#define UCTXSTT                (0x02)         /* Transmit START */
1481 
#define UCSSEL_0               (0x00)         /* USCI 0 Clock Source: 0 */
1482 
#define UCSSEL_1               (0x40)         /* USCI 0 Clock Source: 1 */
1483 
#define UCSSEL_2               (0x80)         /* USCI 0 Clock Source: 2 */
1484 
#define UCSSEL_3               (0xC0)         /* USCI 0 Clock Source: 3 */
1485 
 
1486 
#define UCBRF3                 (0x80)         /* USCI First Stage Modulation Select 3 */
1487 
#define UCBRF2                 (0x40)         /* USCI First Stage Modulation Select 2 */
1488 
#define UCBRF1                 (0x20)         /* USCI First Stage Modulation Select 1 */
1489 
#define UCBRF0                 (0x10)         /* USCI First Stage Modulation Select 0 */
1490 
#define UCBRS2                 (0x08)         /* USCI Second Stage Modulation Select 2 */
1491 
#define UCBRS1                 (0x04)         /* USCI Second Stage Modulation Select 1 */
1492 
#define UCBRS0                 (0x02)         /* USCI Second Stage Modulation Select 0 */
1493 
#define UCOS16                 (0x01)         /* USCI 16-times Oversampling enable */
1494 
 
1495 
#define UCBRF_0                (0x00)         /* USCI First Stage Modulation: 0 */
1496 
#define UCBRF_1                (0x10)         /* USCI First Stage Modulation: 1 */
1497 
#define UCBRF_2                (0x20)         /* USCI First Stage Modulation: 2 */
1498 
#define UCBRF_3                (0x30)         /* USCI First Stage Modulation: 3 */
1499 
#define UCBRF_4                (0x40)         /* USCI First Stage Modulation: 4 */
1500 
#define UCBRF_5                (0x50)         /* USCI First Stage Modulation: 5 */
1501 
#define UCBRF_6                (0x60)         /* USCI First Stage Modulation: 6 */
1502 
#define UCBRF_7                (0x70)         /* USCI First Stage Modulation: 7 */
1503 
#define UCBRF_8                (0x80)         /* USCI First Stage Modulation: 8 */
1504 
#define UCBRF_9                (0x90)         /* USCI First Stage Modulation: 9 */
1505 
#define UCBRF_10               (0xA0)         /* USCI First Stage Modulation: A */
1506 
#define UCBRF_11               (0xB0)         /* USCI First Stage Modulation: B */
1507 
#define UCBRF_12               (0xC0)         /* USCI First Stage Modulation: C */
1508 
#define UCBRF_13               (0xD0)         /* USCI First Stage Modulation: D */
1509 
#define UCBRF_14               (0xE0)         /* USCI First Stage Modulation: E */
1510 
#define UCBRF_15               (0xF0)         /* USCI First Stage Modulation: F */
1511 
 
1512 
#define UCBRS_0                (0x00)         /* USCI Second Stage Modulation: 0 */
1513 
#define UCBRS_1                (0x02)         /* USCI Second Stage Modulation: 1 */
1514 
#define UCBRS_2                (0x04)         /* USCI Second Stage Modulation: 2 */
1515 
#define UCBRS_3                (0x06)         /* USCI Second Stage Modulation: 3 */
1516 
#define UCBRS_4                (0x08)         /* USCI Second Stage Modulation: 4 */
1517 
#define UCBRS_5                (0x0A)         /* USCI Second Stage Modulation: 5 */
1518 
#define UCBRS_6                (0x0C)         /* USCI Second Stage Modulation: 6 */
1519 
#define UCBRS_7                (0x0E)         /* USCI Second Stage Modulation: 7 */
1520 
 
1521 
#define UCLISTEN               (0x80)         /* USCI Listen mode */
1522 
#define UCFE                   (0x40)         /* USCI Frame Error Flag */
1523 
#define UCOE                   (0x20)         /* USCI Overrun Error Flag */
1524 
#define UCPE                   (0x10)         /* USCI Parity Error Flag */
1525 
#define UCBRK                  (0x08)         /* USCI Break received */
1526 
#define UCRXERR                (0x04)         /* USCI RX Error Flag */
1527 
#define UCADDR                 (0x02)         /* USCI Address received Flag */
1528 
#define UCBUSY                 (0x01)         /* USCI Busy Flag */
1529 
#define UCIDLE                 (0x02)         /* USCI Idle line detected Flag */
1530 
 
1531 
//#define res               (0x80)    /* reserved */
1532 
//#define res               (0x40)    /* reserved */
1533 
//#define res               (0x20)    /* reserved */
1534 
//#define res               (0x10)    /* reserved */
1535 
#define UCNACKIE               (0x08)         /* NACK Condition interrupt enable */
1536 
#define UCSTPIE                (0x04)         /* STOP Condition interrupt enable */
1537 
#define UCSTTIE                (0x02)         /* START Condition interrupt enable */
1538 
#define UCALIE                 (0x01)         /* Arbitration Lost interrupt enable */
1539 
 
1540 
#define UCSCLLOW               (0x40)         /* SCL low */
1541 
#define UCGC                   (0x20)         /* General Call address received Flag */
1542 
#define UCBBUSY                (0x10)         /* Bus Busy Flag */
1543 
#define UCNACKIFG              (0x08)         /* NAK Condition interrupt Flag */
1544 
#define UCSTPIFG               (0x04)         /* STOP Condition interrupt Flag */
1545 
#define UCSTTIFG               (0x02)         /* START Condition interrupt Flag */
1546 
#define UCALIFG                (0x01)         /* Arbitration Lost interrupt Flag */
1547 
 
1548 
#define UCIRTXPL5              (0x80)         /* IRDA Transmit Pulse Length 5 */
1549 
#define UCIRTXPL4              (0x40)         /* IRDA Transmit Pulse Length 4 */
1550 
#define UCIRTXPL3              (0x20)         /* IRDA Transmit Pulse Length 3 */
1551 
#define UCIRTXPL2              (0x10)         /* IRDA Transmit Pulse Length 2 */
1552 
#define UCIRTXPL1              (0x08)         /* IRDA Transmit Pulse Length 1 */
1553 
#define UCIRTXPL0              (0x04)         /* IRDA Transmit Pulse Length 0 */
1554 
#define UCIRTXCLK              (0x02)         /* IRDA Transmit Pulse Clock Select */
1555 
#define UCIREN                 (0x01)         /* IRDA Encoder/Decoder enable */
1556 
 
1557 
#define UCIRRXFL5              (0x80)         /* IRDA Receive Filter Length 5 */
1558 
#define UCIRRXFL4              (0x40)         /* IRDA Receive Filter Length 4 */
1559 
#define UCIRRXFL3              (0x20)         /* IRDA Receive Filter Length 3 */
1560 
#define UCIRRXFL2              (0x10)         /* IRDA Receive Filter Length 2 */
1561 
#define UCIRRXFL1              (0x08)         /* IRDA Receive Filter Length 1 */
1562 
#define UCIRRXFL0              (0x04)         /* IRDA Receive Filter Length 0 */
1563 
#define UCIRRXPL               (0x02)         /* IRDA Receive Input Polarity */
1564 
#define UCIRRXFE               (0x01)         /* IRDA Receive Filter enable */
1565 
 
1566 
//#define res               (0x80)    /* reserved */
1567 
//#define res               (0x40)    /* reserved */
1568 
#define UCDELIM1               (0x20)         /* Break Sync Delimiter 1 */
1569 
#define UCDELIM0               (0x10)         /* Break Sync Delimiter 0 */
1570 
#define UCSTOE                 (0x08)         /* Sync-Field Timeout error */
1571 
#define UCBTOE                 (0x04)         /* Break Timeout error */
1572 
//#define res               (0x02)    /* reserved */
1573 
#define UCABDEN                (0x01)         /* Auto Baud Rate detect enable */
1574 
 
1575 
#define UCGCEN                 (0x8000)       /* I2C General Call enable */
1576 
#define UCOA9                  (0x0200)       /* I2C Own Address 9 */
1577 
#define UCOA8                  (0x0100)       /* I2C Own Address 8 */
1578 
#define UCOA7                  (0x0080)       /* I2C Own Address 7 */
1579 
#define UCOA6                  (0x0040)       /* I2C Own Address 6 */
1580 
#define UCOA5                  (0x0020)       /* I2C Own Address 5 */
1581 
#define UCOA4                  (0x0010)       /* I2C Own Address 4 */
1582 
#define UCOA3                  (0x0008)       /* I2C Own Address 3 */
1583 
#define UCOA2                  (0x0004)       /* I2C Own Address 2 */
1584 
#define UCOA1                  (0x0002)       /* I2C Own Address 1 */
1585 
#define UCOA0                  (0x0001)       /* I2C Own Address 0 */
1586 
 
1587 
#define UCSA9                  (0x0200)       /* I2C Slave Address 9 */
1588 
#define UCSA8                  (0x0100)       /* I2C Slave Address 8 */
1589 
#define UCSA7                  (0x0080)       /* I2C Slave Address 7 */
1590 
#define UCSA6                  (0x0040)       /* I2C Slave Address 6 */
1591 
#define UCSA5                  (0x0020)       /* I2C Slave Address 5 */
1592 
#define UCSA4                  (0x0010)       /* I2C Slave Address 4 */
1593 
#define UCSA3                  (0x0008)       /* I2C Slave Address 3 */
1594 
#define UCSA2                  (0x0004)       /* I2C Slave Address 2 */
1595 
#define UCSA1                  (0x0002)       /* I2C Slave Address 1 */
1596 
#define UCSA0                  (0x0001)       /* I2C Slave Address 0 */
1597 
 
1598 
/************************************************************
1599 
* USART
1600 
************************************************************/
1601 
 
1602 
/* UxCTL */
1603 
#define PENA                   (0x80)         /* Parity enable */
1604 
#define PEV                    (0x40)         /* Parity 0:odd / 1:even */
1605 
#define SPB                    (0x20)         /* Stop Bits 0:one / 1: two */
1606 
#define CHAR                   (0x10)         /* Data 0:7-bits / 1:8-bits */
1607 
#define LISTEN                 (0x08)         /* Listen mode */
1608 
#define SYNC                   (0x04)         /* UART / SPI mode */
1609 
#define MM                     (0x02)         /* Master Mode off/on */
1610 
#define SWRST                  (0x01)         /* USART Software Reset */
1611 
 
1612 
/* UxTCTL */
1613 
#define CKPH                   (0x80)         /* SPI: Clock Phase */
1614 
#define CKPL                   (0x40)         /* Clock Polarity */
1615 
#define SSEL1                  (0x20)         /* Clock Source Select 1 */
1616 
#define SSEL0                  (0x10)         /* Clock Source Select 0 */
1617 
#define URXSE                  (0x08)         /* Receive Start edge select */
1618 
#define TXWAKE                 (0x04)         /* TX Wake up mode */
1619 
#define STC                    (0x02)         /* SPI: STC enable 0:on / 1:off */
1620 
#define TXEPT                  (0x01)         /* TX Buffer empty */
1621 
 
1622 
/* UxRCTL */
1623 
#define FE                     (0x80)         /* Frame Error */
1624 
#define PE                     (0x40)         /* Parity Error */
1625 
#define OE                     (0x20)         /* Overrun Error */
1626 
#define BRK                    (0x10)         /* Break detected */
1627 
#define URXEIE                 (0x08)         /* RX Error interrupt enable */
1628 
#define URXWIE                 (0x04)         /* RX Wake up interrupt enable */
1629 
#define RXWAKE                 (0x02)         /* RX Wake up detect */
1630 
#define RXERR                  (0x01)         /* RX Error Error */
1631 
 
1632 
/************************************************************
1633 
* USART 1
1634 
************************************************************/
1635 
#define __MSP430_HAS_UART1__                  /* Definition to show that Module is available */
1636 
 
1637 
SFR_8BIT(U1CTL);                              /* USART 1 Control */
1638 
SFR_8BIT(U1TCTL);                             /* USART 1 Transmit Control */
1639 
SFR_8BIT(U1RCTL);                             /* USART 1 Receive Control */
1640 
SFR_8BIT(U1MCTL);                             /* USART 1 Modulation Control */
1641 
SFR_8BIT(U1BR0);                              /* USART 1 Baud Rate 0 */
1642 
SFR_8BIT(U1BR1);                              /* USART 1 Baud Rate 1 */
1643 
SFR_8BIT(U1RXBUF);                            /* USART 1 Receive Buffer */
1644 
SFR_8BIT(U1TXBUF);                            /* USART 1 Transmit Buffer */
1645 
 
1646 
/* Alternate register names */
1647 
 
1648 
#define UCTL1                  U1CTL          /* USART 1 Control */
1649 
#define UTCTL1                 U1TCTL         /* USART 1 Transmit Control */
1650 
#define URCTL1                 U1RCTL         /* USART 1 Receive Control */
1651 
#define UMCTL1                 U1MCTL         /* USART 1 Modulation Control */
1652 
#define UBR01                  U1BR0          /* USART 1 Baud Rate 0 */
1653 
#define UBR11                  U1BR1          /* USART 1 Baud Rate 1 */
1654 
#define RXBUF1                 U1RXBUF        /* USART 1 Receive Buffer */
1655 
#define TXBUF1                 U1TXBUF        /* USART 1 Transmit Buffer */
1656 
#define UCTL1_                 U1CTL_         /* USART 1 Control */
1657 
#define UTCTL1_                U1TCTL_        /* USART 1 Transmit Control */
1658 
#define URCTL1_                U1RCTL_        /* USART 1 Receive Control */
1659 
#define UMCTL1_                U1MCTL_        /* USART 1 Modulation Control */
1660 
#define UBR01_                 U1BR0_         /* USART 1 Baud Rate 0 */
1661 
#define UBR11_                 U1BR1_         /* USART 1 Baud Rate 1 */
1662 
#define RXBUF1_                U1RXBUF_       /* USART 1 Receive Buffer */
1663 
#define TXBUF1_                U1TXBUF_       /* USART 1 Transmit Buffer */
1664 
#define UCTL_1                 U1CTL          /* USART 1 Control */
1665 
#define UTCTL_1                U1TCTL         /* USART 1 Transmit Control */
1666 
#define URCTL_1                U1RCTL         /* USART 1 Receive Control */
1667 
#define UMCTL_1                U1MCTL         /* USART 1 Modulation Control */
1668 
#define UBR0_1                 U1BR0          /* USART 1 Baud Rate 0 */
1669 
#define UBR1_1                 U1BR1          /* USART 1 Baud Rate 1 */
1670 
#define RXBUF_1                U1RXBUF        /* USART 1 Receive Buffer */
1671 
#define TXBUF_1                U1TXBUF        /* USART 1 Transmit Buffer */
1672 
#define UCTL_1_                U1CTL_         /* USART 1 Control */
1673 
#define UTCTL_1_               U1TCTL_        /* USART 1 Transmit Control */
1674 
#define URCTL_1_               U1RCTL_        /* USART 1 Receive Control */
1675 
#define UMCTL_1_               U1MCTL_        /* USART 1 Modulation Control */
1676 
#define UBR0_1_                U1BR0_         /* USART 1 Baud Rate 0 */
1677 
#define UBR1_1_                U1BR1_         /* USART 1 Baud Rate 1 */
1678 
#define RXBUF_1_               U1RXBUF_       /* USART 1 Receive Buffer */
1679 
#define TXBUF_1_               U1TXBUF_       /* USART 1 Transmit Buffer */
1680 
 
1681 
/************************************************************
1682 
* WATCHDOG TIMER
1683 
************************************************************/
1684 
#define __MSP430_HAS_WDT__                    /* Definition to show that Module is available */
1685 
 
1686 
SFR_16BIT(WDTCTL);                            /* Watchdog Timer Control */
1687 
/* The bit names have been prefixed with "WDT" */
1688 
#define WDTIS0                 (0x0001)
1689 
#define WDTIS1                 (0x0002)
1690 
#define WDTSSEL                (0x0004)
1691 
#define WDTCNTCL               (0x0008)
1692 
#define WDTTMSEL               (0x0010)
1693 
#define WDTNMI                 (0x0020)
1694 
#define WDTNMIES               (0x0040)
1695 
#define WDTHOLD                (0x0080)
1696 
 
1697 
#define WDTPW                  (0x5A00)
1698 
 
1699 
/* WDT-interval times [1ms] coded with Bits 0-2 */
1700 
/* WDT is clocked by fSMCLK (assumed 1MHz) */
1701 
#define WDT_MDLY_32         (WDTPW+WDTTMSEL+WDTCNTCL)                         /* 32ms interval (default) */
1702 
#define WDT_MDLY_8          (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS0)                  /* 8ms     " */
1703 
#define WDT_MDLY_0_5        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS1)                  /* 0.5ms   " */
1704 
#define WDT_MDLY_0_064      (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS1+WDTIS0)           /* 0.064ms " */
1705 
/* WDT is clocked by fACLK (assumed 32KHz) */
1706 
#define WDT_ADLY_1000       (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL)                 /* 1000ms  " */
1707 
#define WDT_ADLY_250        (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS0)          /* 250ms   " */
1708 
#define WDT_ADLY_16         (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS1)          /* 16ms    " */
1709 
#define WDT_ADLY_1_9        (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS1+WDTIS0)   /* 1.9ms   " */
1710 
/* Watchdog mode -> reset after expired time */
1711 
/* WDT is clocked by fSMCLK (assumed 1MHz) */
1712 
#define WDT_MRST_32         (WDTPW+WDTCNTCL)                                  /* 32ms interval (default) */
1713 
#define WDT_MRST_8          (WDTPW+WDTCNTCL+WDTIS0)                           /* 8ms     " */
1714 
#define WDT_MRST_0_5        (WDTPW+WDTCNTCL+WDTIS1)                           /* 0.5ms   " */
1715 
#define WDT_MRST_0_064      (WDTPW+WDTCNTCL+WDTIS1+WDTIS0)                    /* 0.064ms " */
1716 
/* WDT is clocked by fACLK (assumed 32KHz) */
1717 
#define WDT_ARST_1000       (WDTPW+WDTCNTCL+WDTSSEL)                          /* 1000ms  " */
1718 
#define WDT_ARST_250        (WDTPW+WDTCNTCL+WDTSSEL+WDTIS0)                   /* 250ms   " */
1719 
#define WDT_ARST_16         (WDTPW+WDTCNTCL+WDTSSEL+WDTIS1)                   /* 16ms    " */
1720 
#define WDT_ARST_1_9        (WDTPW+WDTCNTCL+WDTSSEL+WDTIS1+WDTIS0)            /* 1.9ms   " */
1721 
 
1722 
/* INTERRUPT CONTROL */
1723 
/* These two bits are defined in the Special Function Registers */
1724 
/* #define WDTIE               0x01 */
1725 
/* #define WDTIFG              0x01 */
1726 
 
1727 
/************************************************************
1728 
* Interrupt Vectors (offset from 0xFFC0)
1729 
************************************************************/
1730 
 
1731 
#pragma diag_suppress 1107
1732 
#define VECTOR_NAME(name)             name##_ptr
1733 
#define EMIT_PRAGMA(x)                _Pragma(#x)
1734 
#define CREATE_VECTOR(name)           void * const VECTOR_NAME(name) = (void *)(long)&name
1735 
#define PLACE_VECTOR(vector,section)  EMIT_PRAGMA(DATA_SECTION(vector,section))
1736 
#define PLACE_INTERRUPT(func)         EMIT_PRAGMA(CODE_SECTION(func,".text:_isr"))
1737 
#define ISR_VECTOR(func,offset)       CREATE_VECTOR(func); \
1738 
                                      PLACE_VECTOR(VECTOR_NAME(func), offset) \
1739 
                                      PLACE_INTERRUPT(func)
1740 
 
1741 
 
1742 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1743 
#define DAC12_VECTOR            ".int14"                    /* 0xFFDC DAC 12 */
1744 
#else
1745 
#define DAC12_VECTOR            (14 * 1u)                    /* 0xFFDC DAC 12 */
1746 
/*#define DAC12_ISR(func)         ISR_VECTOR(func, ".int14")  */ /* 0xFFDC DAC 12 */ /* CCE V2 Style */
1747 
#endif
1748 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1749 
#define DMA_VECTOR              ".int15"                    /* 0xFFDE DMA */
1750 
#else
1751 
#define DMA_VECTOR              (15 * 1u)                    /* 0xFFDE DMA */
1752 
/*#define DMA_ISR(func)           ISR_VECTOR(func, ".int15")  */ /* 0xFFDE DMA */ /* CCE V2 Style */
1753 
#endif
1754 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1755 
#define BASICTIMER_VECTOR       ".int16"                    /* 0xFFE0 Basic Timer / RTC */
1756 
#else
1757 
#define BASICTIMER_VECTOR       (16 * 1u)                    /* 0xFFE0 Basic Timer / RTC */
1758 
/*#define BASICTIMER_ISR(func)    ISR_VECTOR(func, ".int16")  */ /* 0xFFE0 Basic Timer / RTC */ /* CCE V2 Style */
1759 
#endif
1760 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1761 
#define PORT2_VECTOR            ".int17"                    /* 0xFFE2 Port 2 */
1762 
#else
1763 
#define PORT2_VECTOR            (17 * 1u)                    /* 0xFFE2 Port 2 */
1764 
/*#define PORT2_ISR(func)         ISR_VECTOR(func, ".int17")  */ /* 0xFFE2 Port 2 */ /* CCE V2 Style */
1765 
#endif
1766 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1767 
#define USART1TX_VECTOR         ".int18"                    /* 0xFFE4 USART 1 Transmit */
1768 
#else
1769 
#define USART1TX_VECTOR         (18 * 1u)                    /* 0xFFE4 USART 1 Transmit */
1770 
/*#define USART1TX_ISR(func)      ISR_VECTOR(func, ".int18")  */ /* 0xFFE4 USART 1 Transmit */ /* CCE V2 Style */
1771 
#endif
1772 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1773 
#define USART1RX_VECTOR         ".int19"                    /* 0xFFE6 USART 1 Receive */
1774 
#else
1775 
#define USART1RX_VECTOR         (19 * 1u)                    /* 0xFFE6 USART 1 Receive */
1776 
/*#define USART1RX_ISR(func)      ISR_VECTOR(func, ".int19")  */ /* 0xFFE6 USART 1 Receive */ /* CCE V2 Style */
1777 
#endif
1778 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1779 
#define PORT1_VECTOR            ".int20"                    /* 0xFFE8 Port 1 */
1780 
#else
1781 
#define PORT1_VECTOR            (20 * 1u)                    /* 0xFFE8 Port 1 */
1782 
/*#define PORT1_ISR(func)         ISR_VECTOR(func, ".int20")  */ /* 0xFFE8 Port 1 */ /* CCE V2 Style */
1783 
#endif
1784 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1785 
#define TIMERA1_VECTOR          ".int21"                    /* 0xFFEA Timer A CC1-2, TA */
1786 
#else
1787 
#define TIMERA1_VECTOR          (21 * 1u)                    /* 0xFFEA Timer A CC1-2, TA */
1788 
/*#define TIMERA1_ISR(func)       ISR_VECTOR(func, ".int21")  */ /* 0xFFEA Timer A CC1-2, TA */ /* CCE V2 Style */
1789 
#endif
1790 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1791 
#define TIMERA0_VECTOR          ".int22"                    /* 0xFFEC Timer A CC0 */
1792 
#else
1793 
#define TIMERA0_VECTOR          (22 * 1u)                    /* 0xFFEC Timer A CC0 */
1794 
/*#define TIMERA0_ISR(func)       ISR_VECTOR(func, ".int22")  */ /* 0xFFEC Timer A CC0 */ /* CCE V2 Style */
1795 
#endif
1796 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1797 
#define ADC12_VECTOR            ".int23"                    /* 0xFFEE ADC */
1798 
#else
1799 
#define ADC12_VECTOR            (23 * 1u)                    /* 0xFFEE ADC */
1800 
/*#define ADC12_ISR(func)         ISR_VECTOR(func, ".int23")  */ /* 0xFFEE ADC */ /* CCE V2 Style */
1801 
#endif
1802 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1803 
#define USCIAB0TX_VECTOR        ".int24"                    /* 0xFFF0 USCI A0/B0 Transmit */
1804 
#else
1805 
#define USCIAB0TX_VECTOR        (24 * 1u)                    /* 0xFFF0 USCI A0/B0 Transmit */
1806 
/*#define USCIAB0TX_ISR(func)     ISR_VECTOR(func, ".int24")  */ /* 0xFFF0 USCI A0/B0 Transmit */ /* CCE V2 Style */
1807 
#endif
1808 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1809 
#define USCIAB0RX_VECTOR        ".int25"                    /* 0xFFF2 USCI A0/B0 Receive */
1810 
#else
1811 
#define USCIAB0RX_VECTOR        (25 * 1u)                    /* 0xFFF2 USCI A0/B0 Receive */
1812 
/*#define USCIAB0RX_ISR(func)     ISR_VECTOR(func, ".int25")  */ /* 0xFFF2 USCI A0/B0 Receive */ /* CCE V2 Style */
1813 
#endif
1814 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1815 
#define WDT_VECTOR              ".int26"                    /* 0xFFF4 Watchdog Timer */
1816 
#else
1817 
#define WDT_VECTOR              (26 * 1u)                    /* 0xFFF4 Watchdog Timer */
1818 
/*#define WDT_ISR(func)           ISR_VECTOR(func, ".int26")  */ /* 0xFFF4 Watchdog Timer */ /* CCE V2 Style */
1819 
#endif
1820 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1821 
#define COMPARATORA_VECTOR      ".int27"                    /* 0xFFF6 Comparator A */
1822 
#else
1823 
#define COMPARATORA_VECTOR      (27 * 1u)                    /* 0xFFF6 Comparator A */
1824 
/*#define COMPARATORA_ISR(func)   ISR_VECTOR(func, ".int27")  */ /* 0xFFF6 Comparator A */ /* CCE V2 Style */
1825 
#endif
1826 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1827 
#define TIMERB1_VECTOR          ".int28"                    /* 0xFFF8 Timer B CC1-2, TB */
1828 
#else
1829 
#define TIMERB1_VECTOR          (28 * 1u)                    /* 0xFFF8 Timer B CC1-2, TB */
1830 
/*#define TIMERB1_ISR(func)       ISR_VECTOR(func, ".int28")  */ /* 0xFFF8 Timer B CC1-2, TB */ /* CCE V2 Style */
1831 
#endif
1832 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1833 
#define TIMERB0_VECTOR          ".int29"                    /* 0xFFFA Timer B CC0 */
1834 
#else
1835 
#define TIMERB0_VECTOR          (29 * 1u)                    /* 0xFFFA Timer B CC0 */
1836 
/*#define TIMERB0_ISR(func)       ISR_VECTOR(func, ".int29")  */ /* 0xFFFA Timer B CC0 */ /* CCE V2 Style */
1837 
#endif
1838 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1839 
#define NMI_VECTOR              ".int30"                    /* 0xFFFC Non-maskable */
1840 
#else
1841 
#define NMI_VECTOR              (30 * 1u)                    /* 0xFFFC Non-maskable */
1842 
/*#define NMI_ISR(func)           ISR_VECTOR(func, ".int30")  */ /* 0xFFFC Non-maskable */ /* CCE V2 Style */
1843 
#endif
1844 
#ifdef __ASM_HEADER__ /* Begin #defines for assembler */
1845 
#define RESET_VECTOR            ".reset"                    /* 0xFFFE Reset [Highest Priority] */
1846 
#else
1847 
#define RESET_VECTOR            (31 * 1u)                    /* 0xFFFE Reset [Highest Priority] */
1848 
/*#define RESET_ISR(func)         ISR_VECTOR(func, ".int31")  */ /* 0xFFFE Reset [Highest Priority] */ /* CCE V2 Style */
1849 
#endif
1850 
 
1851 
/************************************************************
1852 
* End of Modules
1853 
************************************************************/
1854 
 
1855 
#ifdef __cplusplus
1856 
}
1857 
#endif /* extern "C" */
1858 
 
1859 
#endif /* #ifndef __msp430xG46x */
1860