| 2850 |
dpurdie |
1 |
/******************************************************************************/
|
|
|
2 |
/* msp430c1331.cmd */
|
|
|
3 |
/* - Linker Command File for defintions in the header file */
|
|
|
4 |
/* Please do not change ! */
|
|
|
5 |
/* */
|
|
|
6 |
/******************************************************************************/
|
|
|
7 |
|
|
|
8 |
|
|
|
9 |
/************************************************************
|
|
|
10 |
* STANDARD BITS
|
|
|
11 |
************************************************************/
|
|
|
12 |
/************************************************************
|
|
|
13 |
* STATUS REGISTER BITS
|
|
|
14 |
************************************************************/
|
|
|
15 |
/************************************************************
|
|
|
16 |
* PERIPHERAL FILE MAP
|
|
|
17 |
************************************************************/
|
|
|
18 |
/************************************************************
|
|
|
19 |
* SPECIAL FUNCTION REGISTER ADDRESSES + CONTROL BITS
|
|
|
20 |
************************************************************/
|
|
|
21 |
IE1 = 0x0000;
|
|
|
22 |
IFG1 = 0x0002;
|
|
|
23 |
ME1 = 0x0004;
|
|
|
24 |
/************************************************************
|
|
|
25 |
* WATCHDOG TIMER
|
|
|
26 |
************************************************************/
|
|
|
27 |
WDTCTL = 0x0120;
|
|
|
28 |
/************************************************************
|
|
|
29 |
* DIGITAL I/O Port1/2
|
|
|
30 |
************************************************************/
|
|
|
31 |
P1IN = 0x0020;
|
|
|
32 |
P1OUT = 0x0021;
|
|
|
33 |
P1DIR = 0x0022;
|
|
|
34 |
P1IFG = 0x0023;
|
|
|
35 |
P1IES = 0x0024;
|
|
|
36 |
P1IE = 0x0025;
|
|
|
37 |
P1SEL = 0x0026;
|
|
|
38 |
P2IN = 0x0028;
|
|
|
39 |
P2OUT = 0x0029;
|
|
|
40 |
P2DIR = 0x002A;
|
|
|
41 |
P2IFG = 0x002B;
|
|
|
42 |
P2IES = 0x002C;
|
|
|
43 |
P2IE = 0x002D;
|
|
|
44 |
P2SEL = 0x002E;
|
|
|
45 |
/************************************************************
|
|
|
46 |
* DIGITAL I/O Port3/4
|
|
|
47 |
************************************************************/
|
|
|
48 |
P3IN = 0x0018;
|
|
|
49 |
P3OUT = 0x0019;
|
|
|
50 |
P3DIR = 0x001A;
|
|
|
51 |
P3SEL = 0x001B;
|
|
|
52 |
P4IN = 0x001C;
|
|
|
53 |
P4OUT = 0x001D;
|
|
|
54 |
P4DIR = 0x001E;
|
|
|
55 |
P4SEL = 0x001F;
|
|
|
56 |
/************************************************************
|
|
|
57 |
* DIGITAL I/O Port5/6
|
|
|
58 |
************************************************************/
|
|
|
59 |
P5IN = 0x0030;
|
|
|
60 |
P5OUT = 0x0031;
|
|
|
61 |
P5DIR = 0x0032;
|
|
|
62 |
P5SEL = 0x0033;
|
|
|
63 |
P6IN = 0x0034;
|
|
|
64 |
P6OUT = 0x0035;
|
|
|
65 |
P6DIR = 0x0036;
|
|
|
66 |
P6SEL = 0x0037;
|
|
|
67 |
/************************************************************
|
|
|
68 |
* USART
|
|
|
69 |
************************************************************/
|
|
|
70 |
/************************************************************
|
|
|
71 |
* USART 0
|
|
|
72 |
************************************************************/
|
|
|
73 |
U0CTL = 0x0070;
|
|
|
74 |
U0TCTL = 0x0071;
|
|
|
75 |
U0RCTL = 0x0072;
|
|
|
76 |
U0MCTL = 0x0073;
|
|
|
77 |
U0BR0 = 0x0074;
|
|
|
78 |
U0BR1 = 0x0075;
|
|
|
79 |
U0RXBUF = 0x0076;
|
|
|
80 |
U0TXBUF = 0x0077;
|
|
|
81 |
/************************************************************
|
|
|
82 |
* Timer A3
|
|
|
83 |
************************************************************/
|
|
|
84 |
TAIV = 0x012E;
|
|
|
85 |
TACTL = 0x0160;
|
|
|
86 |
TACCTL0 = 0x0162;
|
|
|
87 |
TACCTL1 = 0x0164;
|
|
|
88 |
TACCTL2 = 0x0166;
|
|
|
89 |
TAR = 0x0170;
|
|
|
90 |
TACCR0 = 0x0172;
|
|
|
91 |
TACCR1 = 0x0174;
|
|
|
92 |
TACCR2 = 0x0176;
|
|
|
93 |
/************************************************************
|
|
|
94 |
* Timer B3
|
|
|
95 |
************************************************************/
|
|
|
96 |
TBIV = 0x011E;
|
|
|
97 |
TBCTL = 0x0180;
|
|
|
98 |
TBCCTL0 = 0x0182;
|
|
|
99 |
TBCCTL1 = 0x0184;
|
|
|
100 |
TBCCTL2 = 0x0186;
|
|
|
101 |
TBR = 0x0190;
|
|
|
102 |
TBCCR0 = 0x0192;
|
|
|
103 |
TBCCR1 = 0x0194;
|
|
|
104 |
TBCCR2 = 0x0196;
|
|
|
105 |
/************************************************************
|
|
|
106 |
* Basic Clock Module
|
|
|
107 |
************************************************************/
|
|
|
108 |
DCOCTL = 0x0056;
|
|
|
109 |
BCSCTL1 = 0x0057;
|
|
|
110 |
BCSCTL2 = 0x0058;
|
|
|
111 |
/*************************************************************
|
|
|
112 |
* Flash Memory
|
|
|
113 |
*************************************************************/
|
|
|
114 |
FCTL1 = 0x0128;
|
|
|
115 |
FCTL2 = 0x012A;
|
|
|
116 |
FCTL3 = 0x012C;
|
|
|
117 |
/************************************************************
|
|
|
118 |
* Comparator A
|
|
|
119 |
************************************************************/
|
|
|
120 |
CACTL1 = 0x0059;
|
|
|
121 |
CACTL2 = 0x005A;
|
|
|
122 |
CAPD = 0x005B;
|
|
|
123 |
/************************************************************
|
|
|
124 |
* Interrupt Vectors (offset from 0xFFE0)
|
|
|
125 |
************************************************************/
|
|
|
126 |
/************************************************************
|
|
|
127 |
* End of Modules
|
|
|
128 |
************************************************************/
|